


## DAC1201KP-V



## Monolithic Microprocessor-Compatible 12-Bit Resolution DIGITAL-TO-ANALOG CONVERTER

## **FEATURES**

- COMPLETE D/A CONVERTER: INTERNAL REFERENCE ±10V OUTPUT OPERATIONAL AMPLIFIER
- MICROPROCESSOR INTERFACE LOGIC FOR A 4-, 8-, 12- OR 16-BIT BUS
- MONOTONICITY GUARANTEED 0°C to +70°C
- SETTLING TIME 748, MAX
- ±12V to ±15V POWER SUPPLY OPERATION
- 28-PIN MOLDED PLASTIC DIP
- LOWEST COST BUFFERED 12-BIT DAC



## DESCRIPTION

The low price of DAC1201KP makes this 12-bit resolution D/A converter the best value available for commercial applications requiring a microprocessor interface.

The DAC1201 features microprocessor interface logic, TTL input compatibility, guaranteed monotonicity over  $0^{\circ}$ C to  $+70^{\circ}$ C and settling time of  $7\mu$ s maximum.

The interface logic is partitioned in 4-bit nibbles permitting 4-, 8-, 12- and 16-bit bus interface connections for right- or left-justified input words. Dual rank latches permit flexible timing operations for microprocessor control of the DAC1201.

This precision component is made possible using Burr-Brown's proprietary monolithic integrated circuit process which has been optimized for converter circuits. A stable subsurface reference zener, laser-trimmed thin-film ladder resistors, and high speed current switches combine to give superior performance over the rated temperature range.

DAC1201 is priced and specified for applications where high resolution and monotonocity are the key application parameters and where tightly specified performance over temperature is not required. Because of the low price, it is feasible to use this 12-bit D/A converter for new applications in communications systems, electronic controllers, medical instrumentation, electronic games and personal computer peripherals.

International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

## **SPECIFICATIONS**

### **ELECTRICAL**

Typical at +25°C and  $\pm V_{CC}$  = 12V or 15V,  $V_{DD}$  = +5V unless otherwise noted.

MODEL		
WOOLL	DAC1201KP-V	UNITS
INPUTS		
DIGITAL INPUTS		
Input Code <sup>(1)</sup>	USB, BOB	
Resolution	12	Bits
Digital Logic Inputs <sup>(2)</sup>		
V <sub>IH</sub> , min to max	+2.4 to +V∞	v
V <sub>IL</sub> , min to max	0 to +0.8	v
$I_{iH}$ , $V_i = \pm 2.7V$ , max	+20	μA
$I_{1L}$ , $V_1 = \pm 0.4V$ , max	±30	μA
TRANSFER CHARACTERISTICS		
ACCURACY		
Linearity Error, max <sup>(3)</sup>	±0.018	% of FSR(4)
Differential Linearity Error, max	±0.024	% of FSR
Gain Error, max (5)(6)	±0.3	%
Unipolar Offset Error <sup>(5)(7)</sup>	±20	mV
Bipolar Offset Error, max <sup>(5)(8)</sup>	±40	mV
Monotonicity Over 0°C to +70°C	12	Bits
Sensitivity of Gain to Power	'*	Dita
Supply Variations:		
+Vcc and -Vcc	±0.002	% of FSR/%Voc
Vpp	±0.002	% of FSR/%Von
	10.006	78 01 F3F1/78 V00
TEMPERATURE COEFFICIENTS	ļ	•
Gain	±10	ppm/°C
Bipolar Zero <sup>(10)</sup>	±6	ppm of FSR/°C
SETTLING TIME (to ±0.012%		
of FSR) <sup>mii</sup>	ĺ	
20V step and 2kΩ load, max	7	μs
OUTPUT		
ANALOG OUTPUT		
Voltage Range, min <sup>n2)</sup>	±5, ±10, +10	V
Current, min <sup>fisi</sup>	±5	mA
Impedance	0.2	Ω
DEFENDE OUTDUT		
REFERENCE OUTPUT	1	ļ , <i>,</i>
Voltage <sup>(14)</sup>	+6.3	V
Source Current Available		
for External Loads, max	+1.5	mA.
Temperature Coefficient	±10	ppm/°C
POWER SUPPLY REQUIREMENTS	<del></del>	
RATED VOLTAGE		
+Vcc/-Vcc <sup>nsinsi</sup>	+15/-15	V
V <sub>00</sub> <sup>(17)</sup>	+5	V
CURRENT (no load), max <sup>(18)</sup>		
+Vcc/-Vcc	+25/-35	m <b>A</b>
V <sub>DD</sub>	+15	mA
TEMPERATURE RANGE		
For parameters specified		
over temp, min to max	0 to +70	°C
Storage, min to max	-60 to +100	۰c

NOTES: (1) USB = Unipolar Straight Binary, BOB = Bipolar Offset Binary. (2) Digital inputs are TTL-compatible for V<sub>DD</sub> over the range of +4.5V to 5.5V. Digital input specs are guaranteed over 0°C to +70°C. The specs are tested at 25°C only. (3)  $\pm 0.018\%$  of FSR is 3/4LSB for 12 bits. (4) FSR means Full-Scale Range and is 20V for a ±10V range. (5) Adjustable to zero with external potentiometer. (6) Adjusting the Gain Adjust potentiometer rotates the transfer function about 0V for unipolar operation and about minus full scale (-FS) for bipolar operation. (7) Error at input code  $000_{H}$  for unipolar operation (output at 0V). (8) Error at input code 000<sub>H</sub> for bipolar operation (output at minus full scale, -FS). (9) Guaranteed. Tested at 25°C only. (10) Drift at 0V output for bipolar operation (input code 100H). (11) Guaranteed. Not tested. (12) Minimum supply voltage required for ±10V output swing  $\pm 13.5$ V. Output swing for  $\pm 11.4$ V supplies is at least -8V to +8V. (13) Output may be indefinitely shorted to Common without damage. (14) Tolerance is ±5%. (15) The maximum voltage separation between ACOM and DCOM without affecting accuracy is ±0.5V. (16) Range


of operation is  $\pm 11.4$ V to  $\pm 16.5$ V. (17) Range of operation is +4.5V to +5.5V. (18) Typical power supply currents are approximately 70% of the maximum.

### **ABSOLUTE MAXIMUM RATINGS**


+V∞ to ACOM 0 to +18V
-V <sub>cc</sub> to ACOM 0 to −18V
V <sub>DD</sub> to DCOM 0 to +7V
V <sub>DD</sub> to ACOM ±7V
ACOM to DCOM ±7V
Digital Inputs (pins 2-14, 16-19) to DCOM0.4V to +18V
External Voltage Applied to 10V Range Resistor ±12V
REF OUT Indefinite short to ACOM
External Voltage Applied to Analog Output5V to +5V
Power Dissipation 1000mW
Operating Temperature 0°C to +70°C
Storage Temperature60°C to +100°C


NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

#### **MECHANICAL**



### **TIMING DIAGRAMS**





Digital Interface Timing Over Temperature Range:		
twe, WR pulse width, min	 	50ns
taw1, Nx and LDAC valid to end of WR, min .	 	50ns

tow, data valid to end of WP, min	80ns
t <sub>DH</sub> , data valid hold time, min	Ons

### PIN NOMENCLATURE

PIN	NAME	FUNCTION	PIN	NAME	FUNCTION
1	Voo	Logic Supply, +5V	14	D <sub>4</sub>	DATA, Bit 5
2	WR	WRITE, command signal to load latches. Logic	15	DCOM	DIGITAL COMMON, VDD supply return
		low loads latches.	16	D <sub>0</sub>	DATA, Bit 1, LSB
3	LDAC	LOAD D/A CONVERTER, enables WR to load the D/A latch Logic low enables.	17	D <sub>1</sub>	DATA, Bit 2
	N <sub>A</sub>	_	18	D <sub>2</sub>	DATA, Bit 3
4	INA	NYBBLE A, enables WR to load input latch A (the most significant nybble. Logic low enables.	19	$D_3$	DATA, Bit 4
5	N <sub>B</sub>	NYBBLE B, enables WR to load input latch B.	20	+Vcc	Analog Supply Input. +15V or +12V
		Logic low enables.	21	-Vcc	Analog Supply Input, -15V or -12V
6	Nc	NYBBLE C, enables WR to load input latch C (the	22	GAIN ADJ	To externally adjust gain
		least significant nybble). Logic low enables	23	ACOM	ANALOG COMMON, ±Vcc supply return
7	D	DATA, Bit 12, MSB, positive true.	24	Vout	D/A converter voltage output
8	D.0	DATA, Bit 11	25	10V RANGE	Connect to pin 24 for 10V Range
9	D <sub>9</sub>	DATA, Bit 10	26	SJ	SUMMING JUNCTION of output amplifier
10	D <sub>8</sub>	DATA, Bit 9	27	вро	BIPOLAR OFFSET. Connect to pin 26 for Bipole
11	D <sub>7</sub>	DATA, Bit 8			Operation
12	D <sub>6</sub>	DATA, Bit 7	28	REF OUT	6.3V reference output
13	D <sub>5</sub>	DATA, Bit 6			




FIGURE 1. DAC1201 Block Diagram.

## **OPERATION**

## INTERFACE LOGIC

Input latches A, B, and C hold data temporarily while a complete 12-bit word is assembled before loading into the D/A register. This double-buffered organization prevents the generation of spurious analog output values. Each register is independently addressable.

These input latches are controlled by  $\overline{N_A}$ ,  $\overline{N_B}$ ,  $\overline{N_C}$  and  $\overline{WR}$ .  $\overline{N_A}$ ,  $\overline{N_B}$ , and  $\overline{N_C}$  are internally NORed with  $\overline{WR}$  so that the input latches transmit data when both  $\overline{N_A}$  (or  $\overline{N_B}$ ,  $\overline{N_C}$ ) and  $\overline{WR}$  are at logic "0". When either  $\overline{N_A}$  (or  $\overline{N_B}$ ,  $\overline{N_C}$ ) or  $\overline{WR}$  go to logic "1", the input data is latched into the input registers and held until both  $\overline{N_A}$  (or  $\overline{N_B}$ ,  $\overline{N_C}$ ) and  $\overline{WR}$  go to logic "0".

The D/A latch is controlled by  $\overline{LDAC}$  and  $\overline{WR}$ .  $\overline{LDAC}$  and  $\overline{WR}$  are internally NORed so that the latches

transmit data to the D/A switches when both  $\overline{LDAC}$  and  $\overline{WR}$  are at logic "0". When either  $\overline{LDAC}$  or  $\overline{WR}$  are at logic "1", the data is latched in the D/A latch and held until  $\overline{LDAC}$  and  $\overline{WR}$  go to logic "0".

All latches are level-triggered. Data present when the control signals are logic "0" will enter the latch. When any one of the control signals returns to logic "1", the data is latched. A truth table for all latches is given in Table I.

TABLE I. DAC1201 Interface Logic Truth Table.

WR	NA	N <sub>0</sub>	Nc	LDAC	Operation	
1	х	X	х	Х	No Operation	
0	0	1	1	1 1	Enables Input Latch 4MSBs	
0	1	0	1	1	Enables Input Latch 4 Middle Bits	
0	1	1	0	1	Enables Input Latch 4LSBs	
0	1	1	1	0	Loads D/A Latch From Input Latches	
0	0	0	0	0	All Latches Transparent	

<sup>&</sup>quot;X" = Don't Care.

## **GAIN AND OFFSET ADJUSTMENTS**

Figures 2 and 3 illustrate the relationship of Offset and Gain adjustments to unipolar and bipolar D/A converter output.




FIGURE 2. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter.




FIGURE 3. Relationship of Offset and Gain Adjustments for a Bipolar D/A Converter.

## OFFSET ADJUSTMENT

For unipolar (USB) configurations, apply the digital input code that should produce zero voltage output and adjust the Offset potentiometer for zero output. For bipolar (BOB, BTC) configurations, apply the digital input code that should produce the maximum negative output voltage and adjust the Offset potentiometer for minus full-scale voltage. Example: If the full-scale range

is connected for 20V, the maximum negative output voltage is -10V. See Table II for corresponding codes.

TABLE II. Digital Input/Analog Output,  $\pm V_{cc} = \pm 15V$ .

Digital Input	Analog Output			
12-Bit Resolution MSB LSB	0 to + 10V	±5V	±10V	
11111111111 10000000000 011111111111 000000	+9.9976V +5.0000V +4.9976V 0.0000V 2.44mV	+4.9976V 0.0000V -0.0024V -5.0000V 2.44mV	+9.9951V 0.0000V -0.0049V -10.0000V 4.88mV	

#### **GAIN ADJUSTMENT**

For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive volt age output. Adjust the Gain potentiometer for this positive full-scale voltage. See Table II for positive full-scale voltages.

#### ±12V OPERATION

The DAC1201 is fully specified for operation on  $\pm 12V$  power supplies. However, in order for the output to swing to  $\pm 10V$ , the power supplies must be  $\pm 13.5V$  or greater. When operating with  $\pm 12V$  supplies, the output swing should be restricted to  $\pm 8V$  in order to meet specifications.

# INSTALLATION POWER SUPPLY CONNECTIONS

Decoupling: For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram, Figure 4.




FIGURE 4. Power Supply, Gain, and Offset Potentiometer Connections.

These capacitors ( $1\mu$ F to  $10\mu$ F tantalum recommended) should be located close to the DAC1201.

The DAC1201 features separate digital and analog power supply returns to permit optimum connections for low noise and high speed performance. The Analog Common (pin 23) and Digital Common (pin 15) should be connected together at one point. Separate returns minimize current flow in low-level signal paths if properly connected. Logic return currents are not added into the analog signal return path. A  $\pm 0.5$ V difference between ACOM and DCOM is permitted for specified operation. High frequency noise on DCOM with respect to ACOM may permit noise to be coupled through to the analog output; therefore, some caution is required in applying these common conections.

The Analog Common is the high quality return for the D/A converter and should be connected directly to the analog reference point of the system. The load driven by the output amplifier should be returned to the Analog Common.

#### **EXTERNAL OFFSET AND GAIN ADJUSTMENT**

Offset and Gain may be trimmed by installing external Offset and Gain potentiometers. Connect these potentiometers as shown in Figure 4. TCR of the potentiometers should be  $100\text{ppm}/^{\circ}\text{C}$  or less. The  $1.0\text{M}\Omega$  and  $3.9\text{M}\Omega$  resistors (20% carbon or better) should be located close to the DAC1201 to prevent noise pick-up. If it is not convenient to use these high value resistors, and equivalent "T" network, as shown in Figure 5, may be substituted in each case. The Gain Adjust (pin 22) is a high impedance point and a  $0.001\mu\text{F}$  to  $0.01\mu\text{F}$  ceramic capacitor should be connected from this pin to Analog Common to reduce noise pick-up in all applications, including those not employing external gain adjustment.

## **OUTPUT RANGE CONNECTIONS**

Internal-scaling resistors provided in the DAC1201 may be connected to produce bipolar output voltage ranges of  $\pm 10V$  and  $\pm 5V$  or unipolar output voltage range of 0

to +10V. The 20V range (±10V bipolar range) is internally connected. Refer to Figure 6. Connections for the output ranges are listed in Table III.




FIGURE 5. Equivalent Resistances.




FIGURE 6. Output Amplifier Voltage Range Scaling Circuit.

TABLE III. Output Range Connections.

Output Range	Digital Input Codes	Connect Pin 25 To	Connect Pin 27 To
0 to +10V	USB	24	23
±5V	BOB or BTC	24	26
±10V	BOB or BTC	NC	26