


DAP8211S(I) —Gigabit Ethernet PHY

Overview

The DAP8211S(I) device is a robust, low power, single port Gigabit Ethernet and fully featured Physical Layer transceiver which is compliant with IEEE802.3 10BASE-T_e, IEEE802.3u 100BASE-TX and IEEE802.3ab 1000BASE-T Ethernet protocols.



This device interfaces directly to the MAC layer through RGMII or SGMII.


The DAP8211S(I) is designed for easy implementation of 10/100/1000 Mbps Ethernet LANs. The MDI ports interfaces directly to twisted pair media through the external transformer.

The DAP8211S(I) also supports a SerDes interface that can be configured as 1000BASE-X or 100BASE-FX for fiber.

Additionally, the DAP8211S(I) provides precision clock synchronization, including a synchronous Ethernet clock output. The DAP8211S(I) supports single 3.3V power supply and configurable RGMII I/O voltage supporting 3.3V, 2.5V and 1.8V.

Designed for low power, EEE and Wake-on-LAN can be used to lower system power consumption.

Block Diagram



Key Features

- RGMII/SGMII MAC interface
- 1000BASE-T IEEE 802.3ab /100BASE-TX IEEE 802.3u/10BASE-Te IEEE 802.3 Compliant
- Support 1000BASE-X / 100BASE-FX
- Supports Fiber-to-UTP Media Convertor mode or SGMII-to-RGMII Bridge mode
- Supports UTP/Fiber Auto Detection
- EEE(IEEE 802.3az-2010)
- Supports SyncE
- WoL (Wake-on-LAN) over UTP/Fiber
- Sleep Mode
- Crossover Detection & Auto-Correction
- Supports 1000BASE-X/100FX unidirection
- Supports Parallel Detection
- Supports Base Line Wander Correction
- Supports Interrupt function
- Automatic polarity correction
- Supports 18k bytes jumbo frame for 1000BASE-T and 100BASE-TX, and 10k bytes for 10BASE-Te
- Integrate Linear/Buck Switching Regulator
- 120 meters at 1000Mbps over CAT.5E cable
- Configurable I/O voltage (3.3 V, 2.5 V, 1.8 V) signaling for RGMII
- 3.3V single power supply
- 3 LEDs for Network Status
- 25MHz external crystal/oscillator
- Output 25MHz/125MHz clock for MAC
- Operation Temperature Range: 0°C ~ +70°C
-40°C ~ +85°C
- Package: QFN 48-pin (6mm x 6mm)

Part Number	MAC Interface	1000Base-T /100Base-TX /10Base-Te	1000BASE-X /100BASE-FX	EEE	WoL	SyncE	Temp.	Package
DAP8211S	RGMII/SGMII	●	●	●	●	●	0°C ~ +70°C	QFN48
DAP8211SI	RGMII/SGMII	●	●	●	●	●	-40°C ~ +85°C	QFN48

●: Support

Applications

- DTV (Digital TV)
- MAU (Media Access Unit)
- CNR (Communication and Network Riser)
- Game Console
- Printer and Office Machine
- DVD Player and Recorder
- Ethernet Hub/Switch
- Base Stations and Controllers
- Routers, DSLAMs, PON Equipment
- Test and Measurement Systems


- Industrial and Factory Automation Equipment
- Multimedia synchronization and Real Time

Networking

- Any embedded system with an Ethernet MAC that needs a UTP physical connection.

Applications Diagram


1. UTP (UTP<->RGMII / UTP<->SGMII) Application




2. Fiber (FIBER<->RGMII) Application



3. UTP/Fiber to RGMII (UTP/FIBER Media Auto Detection RGMII) Application



4. Fiber to UTP (UTP-FIBER Media Converter) Application



5. SGMII to RGMII (Bridge Mode) Application



Revision History

Revision	Change Contents	Prepared by	Revised Date
V1.0	First Issued		2022.03.18

Index

OVERVIEW	1
BLOCK DIAGRAM.....	1
KEY FEATURES	2
APPLICATIONS.....	2
REVISION HISTORY	4
INDEX	5
1 PIN DEFINITION	12
1.1 QFN48 PIN ASSIGNMENTS	12
2 ELECTRICAL CHARACTERISTICS	16
2.1 ABSOLUTE MAXIMUM RATINGS	16
2.2 RECOMMENDED OPERATING CONDITIONS	17
2.3 POWER CONSUMPTION.....	17
2.3.1 UTP <-> RGMII	18
2.3.2 FIBER <->RGMII	18
2.3.3 SGMII <-> RGMII	18
2.3.4 UTP <-> SGMII	19
2.3.5 UTP <->FIBER	19
2.3.6 Maximum Power Consumption	19
2.4 DC CHARACTERISTICS	19
2.5 CLOCK CHARACTERISTICS.....	20
2.6 TIMING CHARACTERISTICS	21
2.6.1 Power Sequence	21
2.6.2 Reset Timing	22
2.6.3 RGMII Interface Timing.....	23

2.6.4	SGMII Interface Timing	25
2.6.5	SMI Interface Timing	27
3	DETAIL DESCRIPTION	28
3.1	BLOCK DIAGRAM	28
3.2	FEATURE DESCRIPTION	28
3.2.1	Transmit Functions	28
3.2.2	Receive Functions	28
3.2.3	WoL (Wake-on-LAN)	29
3.2.4	IEEE 802.3az-2010 (EEE)	29
3.2.5	SyncE	29
3.2.6	nINT/nPME	29
3.2.7	MDI Interface.....	30
3.2.8	MAC Interface_RGMII	30
3.2.9	MAC Interface_SGMII	31
3.2.10	Management Interface.....	31
3.2.11	Loopback Mode	31
3.2.12	Hardware Configuration.....	32
3.2.13	Auto-Negotiation.....	33
3.2.14	Crossover Detection and Auto-Correction	33
3.2.15	Baseline Wander Correction	33
3.2.16	Echo Cancellation	34
3.2.17	Crosstalk Cancellation	34
3.2.18	Digital Adaptive Equalizer	34
3.2.19	LED Configuration.....	34
3.2.20	Clock	34
3.2.21	Sleep Mode.....	34
3.2.22	Power Supply	35

3.2.23	Reset.....	35
4	REGISTERS	36
4.1	UTP MII REGISTER	37
4.1.1	BMCR(Basic Mode Control , Address: Register 0).....	37
4.1.2	BMSR (Basic Mode Status , Address: Register 1)	38
4.1.3	PHYID1 (PHY Identifier Register #1 , Address: Register 2)	40
4.1.4	PHYID2 (PHY Identifier Register #2 , Address : Register 3)	40
4.1.5	ANAR (Auto-Negotiation Advertising , Address: Register 4)	40
4.1.6	ANLPA (Auto-Negotiation Link Partner Ability, Address: Register 5)	41
4.1.7	ANE (Auto-Negotiation Expansion Address: Register 6).....	43
4.1.8	ANNPT (Auto-Negotiation Next Page Transmit Address: Register 0x7).....	43
4.1.9	ANNPR (Auto-Negotiation Next Page Receive Address: Register 0x8)	44
4.1.10	GBC (1000Base-T Control Address: Register 0x9)	44
4.1.11	GBS (1000Base-T Status Address: Register 0xA).....	45
4.1.12	MMD_AC (MMD Access Control; Address: Register 0xD).....	46
4.1.13	MMD_AAD (MMD Access Address Data, Address: Register 0xE).....	46
4.1.14	1000BTS (1000BASE-T Status Register, Address: Register 0xF).....	46
4.1.15	PHYCR (PHY Control Register, Address: Register 0x10).....	47
4.1.16	PHYSR (PHY Status Register, Address: Register 0x11).....	47
4.1.17	INTCR (Interrupt Control Register, Address: Register 0x12).....	48
4.1.18	INTSR (Interrupt Status Register, Address: Register 0x13).....	49
4.1.19	SPCR (Speed Configuration Register, Address: Register 0x14).....	50
4.1.20	RECR (Receiver Error Counter Register, Address: Register 0x15)	51
4.1.21	EXT_ADD (Extended Register Address Register, Address: Register 0x1E)	51
4.1.22	EXT_DATA (Extended Register Data Register, Register 0x1F).....	51
4.2	UTP EXTENDED REGISTER	51
4.2.1	External loopback (EXT_0xA).....	51

4.2.2	PKGC1 (Package Generation Configure1, Address: Register 0x38).....	51
4.2.3	PKGC2(Package Generation Configure2, Address: Register 0x39).....	52
4.2.4	PKGC3(Package Generation Configure3, Address: Register 0x3A)	52
4.2.5	PKGC4(Package Generation Configure4, Address: Register 0x3B).....	52
4.2.6	PKGC5 (Package Generation Configure5, Address: Register 0xA0)	53
4.2.7	PKGC6(Package Generation Configure6, Address: Register 0xA1)	53
4.2.8	PKGC7(Package Generation Configure7, Address: Register 0xA2)	53
4.2.9	PKG_RV_H(Package Receiver Valid High, Address: Register 0xA3).....	54
4.2.10	PKG_RV_L(Package Receiver Valid Low, Address: Register 0xA4).....	54
4.2.11	PKG_RX_OSH(Package Receiver OS High, Address: Register 0xA5)	54
4.2.12	PKG_RX_OSL(Package Receiver OS Low, Address: Register 0xA6)	54
4.2.13	PKG_RX_USH(Package Receiver US High, Address: Register 0xA7)	54
4.2.14	PKG_RX_USL(Package Receiver US Low, Address: Register 0xA8)	55
4.2.15	PKG_RX_ERR(Package Receiver Error, Address: Register 0xA9).....	55
4.2.16	PKG_RX_OS_ERR(Package Receiver OS Error, Address: Register 0xAA).....	55
4.2.17	PKG_RX_FRM (Package Receiver Fragment, Address: Register 0xAB).....	55
4.2.18	PKG_RX_NOSFD (Package Receiver NOSFD, Address: Register 0xAC).....	55
4.2.19	PKG_TV_H(Package Transmit Valid High, Address: Register 0xAD).....	55
4.2.20	PKG_TV_L(Package Transmit Valid Low, Address: Register 0xAE)	56
4.2.21	PKG_TX_OSH(Package Transmit OS High, Address: Register 0xAF).....	56
4.2.22	PKG_TX_OSL(Package Transmit OS Low, Address: Register 0xB0).....	56
4.2.23	PKG_TX_USH(Package Transmit US High, Address: Register 0xB1).....	56
4.2.24	PKG_TX_USL(Package Transmit US Low, Address: Register 0xB2).....	56
4.2.25	PKG_TX_ERR(Package Transmit Error, Address: Register 0xB3)	57
4.2.26	PKG_TX_OS_ERR(Package Transmit OS Error, Address: Register 0xB4).....	57
4.2.27	PKG_TX_FRM (Package Transmit Fragment, Address: Register 0xB5).....	57
4.2.28	PKG_TX_NOSFD (Package Transmit NOSFD, Address: Register 0xB6)	57

4.3	COMMON REGISTER	57
4.3.1	SMI_SDS_PHY (EXT_0xA000).....	57
4.3.2	PHY_CON (PHY Device Control Register, Address: Register 0xA001)	58
4.3.3	SDS_CON (Serdes Control Register, Address: Register 0xA003)	58
4.3.4	RGMII_CON (RGMII Control Register, Address: Register 0xA003)	59
4.3.5	RGMII_STA (RGMII Status Register, Address: Register 0xA004).....	59
4.3.6	SMI_RGMII_CON (SMI & RGMII Control Register, Address: Register 0xA005).....	60
4.3.7	MISC_CON (MISC Control Register, Address: Register 0xA006)	60
4.3.8	WOL_MAC_ADDH(WOL MAC Highest Address Register, Address: Register 0xA007)	61
4.3.9	WOL_MAC_ADDM(WOL MAC Middle Address Register, Address: Register 0xA008)	61
4.3.10	WOL_MAC_ADDL(WOL MAC Lowest Address Register, Address: Register 0xA009)	62
4.3.11	WOL_CON (WOL Control Register, Address: Register 0xA00A).....	62
4.3.12	LED_COMCON (LED Common Control Register, Address: Register 0xA00B).....	62
4.3.13	LED0_CON (LED0 Control Register, Address: Register 0xA00C)	63
4.3.14	LED1_CON (LED1 Control Register, Address: Register 0xA00D)	64
4.3.15	LED2_CON (LED2 Control Register, Address: Register 0xA00E)	65
4.3.16	LED_BLCON (LED Blink Control Register, Address: Register 0xA00F)	66
4.3.17	DRV_STR (Driver Strength Control Register, Address: Register 0xA010).....	67
4.3.18	SyncE_CON (SyncE Control Register, Address: Register 0xA012)	68
4.4	UTP MMD EXTENDED REGISTER	68
4.4.1	PCS_CON (PCS Control Register, Address: MMD3 Register 0x00).....	69
4.4.2	PCS_STA (PCS Status Register, Address: MMD3 Register 0x01)	69
4.4.3	EEE_CON (EEE Control Register, Address: MMD3 Register 0x14)	70
4.4.4	EEE_WERR (EEE Wake Error Register, Address: MMD3 Register 0x16)	70
4.4.5	EEE_LA (EEE Local Ability Register, Address: MMD7 Register 0x3C).....	70
4.4.6	EEE_PA (EEE Partner Ability Register, Address: MMD7 Register 0x3D)	70
4.5	SDS MII REGISTER	71

4.5.1	Basic Control Register (0x00).....	71
4.5.2	Basic Status Register (0x01)	72
4.5.3	Sds Identification Register1 (0x02)	73
4.5.4	Sds Identification Register2 (0x03)	73
4.5.5	Auto-Negotiation Advertisement (0x04)	74
4.5.6	Auto-Negotiation Link Partner Ability (0x05)	74
4.5.7	Auto-Negotiation Expansion Register (0x06)	74
4.5.8	Auto-Negotiation NEXT Page Register (0x07)	75
4.5.9	Auto-Negotiation Link Partner Received NEXT Page Register (0x08)	75
4.5.10	Extended status register (0x0F)	75
4.5.11	Sds Specific Status Register (0x11)	75
4.5.12	100BASE-FX Cfg (0x14)	77
4.5.13	Receive Err Counter (0x15)	77
4.5.14	Extended Register's Address Offset Register (0x1E)	77
4.5.15	Extended Register's Data Register (0x1F)	77
4.6	SDS EXT REGISTER	78
4.6.1	Pkgen Cfg1 (EXT_0x38).....	78
4.6.2	Pkgen Cfg2 (EXT_0x39).....	78
4.6.3	Pkgen Cfg3 (EXT_0x3A)	79
4.6.4	Pkgen Cfg3 (EXT_0x3B).....	79
4.6.5	Pkg Cfg0 (EXT_0x1A0)	79
4.6.6	Pkg Cfg1 (EXT_0x1A1)	80
4.6.7	Pkg Cfg2 (EXT_0x1A2)	80
4.6.8	Pkg Rx Valid0 (EXT_0x1A3).....	80
4.6.9	Pkg Rx Valid1 (EXT_0x1A4).....	81
4.6.10	Pkg Rx Os0 (EXT_0x1A5).....	81
4.6.11	Pkg Rx Os1 (EXT_0x1A6).....	81

4.6.12	Pkg Rx Us0 (EXT_0x1A7).....	81
4.6.13	Pkg Rx Us1 (EXT_0x1A8).....	82
4.6.14	Pkg Rx Err (EXT_0x1A9)	82
4.6.15	Pkg Rx Os Bad (EXT_0x1AA)	82
4.6.16	Pkg Rx Fragment (EXT_0x1AB)	82
4.6.17	Pkg Rx Nosfd (EXT_0x1AC).....	82
4.6.18	Pkg Tx Valid0 (EXT_0x1AD).....	83
4.6.19	Pkg Tx Valid1 (EXT_0x1AE)	83
4.6.20	Pkg Tx Os0 (EXT_0x1AF)	83
4.6.21	Pkg Tx Os1 (EXT_0x1B0)	83
4.6.22	Pkg Tx Us0 (EXT_0x1B1)	84
4.6.23	Pkg Tx Us1 (EXT_0x1B2)	84
4.6.24	Pkg Tx Err (EXT_0x1B3).....	84
4.6.25	Pkg Tx Os Bad (EXT_0x1B4)	84
4.6.26	Pkg Tx Fragment (EXT_0x1B5).....	84
4.6.27	Pkg Tx Nosfd (EXT_0x1B6)	85
5	ENVIRONMENT	85
6	DIMENSIONS	86
6.1	QFN48 DIMENSIONS	86

1 Pin Definition

1.1 QFN48 Pin Assignments




Figure 1 Package 48-Pin (Top View)

I: Input Signal

O: Output Signal

PWR: Power Supply

GND: Ground

EPAD: Exposed thermal PAD

Table1. Pin Definition

Pin Number	Pin Name	I/O	Description
POWER AND GROUND			
30	DVDD33	P	3.3V Power Digital non-RGMII I/O power
31	VDD33_LX	P	3.3V power for switching regulator
29	DVDD_RGMII	P	Digital RGMII I/O, MDC/MDIO power, adjusted by CFG_LDO[1:0]. Note: When CFG_LDO[1:0] = 00, the I/O pad power is supplied from the external 3.3V power connected to DVDD_RGMII pin. Otherwise, it is supplied from the internal LDO. No matter whether the I/O pad power form external or internal, a bulk capacitor and a decoupling capacitor should be connected to this pin.
22	DVDDL	P	Digital power 1.1V
1, 12	AVDD33	P	Analog Power 3.3V
4, 9, 47	AVDDL	P	Analog power 1.1V
49	GND	G	Exposed PAD
CLOCK			
44	CLKOUT	O	1. Reference Clock Generated from Internal PLL. 2. UTP recovery receive clock for Sync Ethernet. 3. Fiber recovery receive clock for Sync Ethernet. 4. 25MHz reference clock. This pin should be kept floating if the clock is not used by the MAC. • Note: The above source of CLKOUT pin can be selected via EXT_0xA012 bit[3:1], see section 6.1.18.
45	XTAL_O	XT	This pin is XTAL_O, means 25MHz Crystal Output pin. If use external oscillator or clock from another device. 1. When connect an external 25MHz oscillator or clock from another device to XTAL_O pin, XTAL_I must be shorted to GND. 2. When connect an external 25MHz oscillator or clock from another device to XTAL_I pin, keep the XTAL_O floating.
46	XTAL_I	XT	This pin is XTAL_I, means 25MHz Crystal Input pin. If use external oscillator or clock from another device.

			1. When connect an external 25MHz oscillator or clock from another device to XTAL_O pin, XTAL_I must be shorted to GND. 2. When connect an external 25MHz oscillator or clock from another device to XTAL_I pin, keep the XTAL_O floating.
MEDIA DEPENDENT INTERFACE			
2	MD_A_P	I/O	Media Dependent Interface, Differential Transmit and Receive 1 st Signals
3	MD_A_N	I/O	Media Dependent Interface, Differential Transmit and Receive 1 st Signals
5	MD_B_P	I/O	Media Dependent Interface, Differential Transmit and Receive 2 nd Signals
6	MD_B_N	I/O	Media Dependent Interface, Differential Transmit and Receive 2 nd Signals
7	MD_C_P	I/O	Media Dependent Interface, Differential Transmit and Receive 3 rd Signals
8	MD_C_N	I/O	Media Dependent Interface, Differential Transmit and Receive 3 rd Signals
10	MD_D_P	I/O	Media Dependent Interface, Differential Transmit and Receive 4 th Signals
11	MD_D_N	I/O	Media Dependent Interface, Differential Transmit and Receive 4 th Signals
MANAGEMENT INTERFACE			
13	nRST	I	Reset: The active low RESET initializes or reinitializes the PHY. All internal registers reinitialize to the default state after reset. Note: The reset signal must be held low at least 10 ms, suggest to be pulled up.
14	MDC	I/PD	Management Data Clock
15	MDIO	I/O/PU	Input/Output of Management Data. Pull up 3.3V/2.5V/1.8V for 3.3V/2.5V/1.8V I/O respectively
31	nINT/nPME	O/OD	This pin is shared by two functions, the default pin setting is INT_N. Keep this pin floating if either of the functions is not used. The pin type depends on function selected: 1. Interrupt (should be 3.3V pulled up). Set low if the specified events occurred; active low. 2. Power Management Event (should be 3.3V pulled up). Set low if received a magic packet; active low. Note 1: The behavior of INT_N is level-triggered, the behavior of PME_N is level-triggered or pulse-triggered which is controlled by EXT 0xEXT_0xA00A bit[0]. Note 2: The function of INT_N/PME_N can be assigned by ExXTt 0xA00a bit[6]. 1: Pin 34 functions as PME_N. 0: Pin 34 functions as INT_N (default).

			Note 3: For more INT_N/PEM_N usage see setction 5.5 INT_N/PME_N Pin Usage .
RGMII Interface			
16	TXD3	I/PD	Transmit Data. Data is transmitted from MAC to PHY via TXD[3:0].
17	TXD2	I/PD	
18	TXD1	I/PD	
19	TXD0	I/PD	
20	TX_CTL	I/PD	Transmit Control Signal from the MAC.
21	TX_CLK	I/PD	The transmit reference clock will be 125Mhz, 25MHz, or 2.5MHz depending on speed.
23	RXD3	O/LI/PD	Receive Data. Data is transmitted from PHY to MAC via RXD[3:0]. RGMII Transmit Data. Data is transmitted from MAC to PHY RGMII Transmit Data. Data is transmitted from MAC to PHY RGMII Transmit Control Signal
24	RXD2	O/LI/PD	
25	RXD1	O/LI/PD	
26	RXD0	O/LI/PU	
27	RX_CTL	O/LI/PD	Receive Control Signal to the MAC.
28	RX_CLK	O/LI/PD	The continuous receive reference clock will be 125MHz, 25MHz, or 2.5MHz, and is derived from the received data stream.
Serdes			
38	HSIP	I	SerDes Differential Input: 1.25GHz serial interfaces to receive data from an External device that supports the SGMII interface. The differential pair has an internal 100 ohm termination resistor.
39	HSIN	I	
40	HSOP	O	SerDes Differential Output: 1.25GHz serial interfaces to transfer data from an External device that supports the SGMII interface. Both HSOP and HSON have an internal 50 ohm termination resistor to AVDDL, which means the differential impedance is 100 ohm.
41	HSON	O	
LED			
35	LED0	O/LI/PU	Light: Link up at 10Mbps Blinking: Transiting or Receiving
36	LED1	O/LI/PU	Light: Link up at 100Mbps Blinking: Transiting or Receiving
37	LED2	O/LI/PD	Light: Link up at 1000Mbps Blinking: Transiting or Receiving
Hardware Configuration			

35	PHYAD0	O/LI/PU	PHYAD[2:0]. PHY address config
28	PHYAD1	O/LI/PD	
27	PHYAD2	O/LI/PD	
26	RXDLY	O/LI/PU	RGMII receiver clock timing control Pull-up to add 2ns delay on RX_CLK when RX_CLK is 125MHz or, to add 8ns delay on RX_CLK when RX_CLK is 25MHz/2.5MHz, which shall be used to latch RXD.
36	CFG_LDO0	O/LI/PU	CFG_LDO[1:0], Voltage selection for RGMII I/O pad 2'b00: 3.3V 2'b01: 2.5V 2'b10 or 2b'11: 1.8V
37	CFG_LDO1	O/LI/PD	
25	CFG_MODE0	O/LI/PD	CFG_MODE[2:0]: Operation Mode Configuration. 3'b000: UTP <-> RGMII 3'b001: FIBER <->RGMII 3'b010: UTP/FIBER <-> RGMII (Media Auto Detection) 3'b011: UTP <-> SGMII 3'b100: SGMII (PHY side) <-> RGMII (MAC side), 3'b101: SGMII (MAC side) <->RGMII (PHY side) 3'b110: UTP <->FIBER (Media Conversion auto mode) 3'b111: UTP <-> FIBER (Media Conversion force mode)
24	CFG_MODE1	O/LI/PD	
23	CFG_MODE2	O/LI/PD	
Others			
48	RBIAS	O	Bias Resistor Connection. External 2.49 kΩ 1% resistor connection to GND.
32	LX	P/O	Switch regulator 1.1V output. Connect to an external 2.2 uH power inductor directly
33	Reserved	IO/PD	Reserved for internal use. Keep floating or external pull down. Should not externally pull up.
42	NC	-	NC, keep floating or connect to GND
43	Reserved	G	Keep floating or connect to GND. Should not connect to VDD or be pulled up.

2 Electrical Characteristics

2.1 Absolute Maximum Ratings

Table2. Absolute Maximum Ratings

Parameter	Symbol	Value			Unit	Notes
		Min.	Typ.	Max.		
Power Supply Voltage	VDD33/AVDD33	-0.3		3.7	V	Supply Voltage 3.3V
	AVDDL/DVDDL	-0.2		1.4	V	Supply Voltage 1.1V
	2.5V RGMII	-0.3		2.8	V	Supply Voltage 2.5V
	1.8V RGMII	-0.3		2.3	V	Supply Voltage 1.8V
	3.3V DC input	-0.3		3.7	V	Input Voltage
	VDDL DC input	-0.3		1.4	V	Input Voltage
Storage temperature	T _{STG}			150	°C	

2.2 Recommended Operating Conditions

Table3. Recommended Operating Conditions

Parameter	Symbol	Value			Unit	Notes
		Min.	Typ.	Max.		
Power Supply Voltage	VDD33/AVDD33	2.97	3.3	3.63	V	
	AVDDL/DVDDL	1.045	1.10	1.32	V	
	2.5V RGMII	2.25	2.5	2.75	V	
	1.8V RGMII	1.62	1.8	1.98	V	
Operation temperature	T _{OPR}	0	25	70	°C	DAP8211S
		-40	25	85	°C	DAP8211SI
Thermal resistance - junction to ambient	θ_{JA}		30.2		°C/W	JEDEC with no air flow TA=25°C
Thermal resistance - junction to board	θ_{JB}		10.5		°C/W	JEDEC with no air flow
Thermal resistance - junction to top case	θ_{JC-Top}		22		°C/W	JEDEC with no air flow

Note: The max noise of 3.3V should be under 100mV, that of DVDDL should be under 80mV, and that of AVDDL should be under 50mV

2.3 Power Consumption

Table4. Power Consumption

Parameter	Value	Unit	Notes
Power Consumption	94.8	mW	Link Down
	413.2	mW	Link Up @1000Mbps
	479.8	mW	Traffic @1000Mbps

Note: $V_{DD_3V3}/V_{DDA_3V3}/V_{DDIO}=3.3V$ and $V_{DD_1V}/V_{DDA_1V}=1.1V$; 25°C

2.3.1 UTP <-> RGMII

Table5. UTP <-> RGMII Power Consumption

Condition	DVDD_RGMII (mA)	DVDD33 + VDD33_LX (mA)	AVDD33 (mA)	Power Consumption (mW)
Link Down	1	7	21	95.7
Link Up @1000Mbps	13	51	61	412.5
Traffic @1000Mbps	28	57	61	481.8

Note: Test by TT IC with DVDD_RGMII / DVDD33 / VDD33_LX / AVDD33 = 3.3V and VDDL = 1.1V (with inductor SWPA3012S2R2NT connected to LX (pin33)) at room temperature.

2.3.2 FIBER <-> RGMII

Table6. FIBER <-> RGMII Power Consumption

Condition	DVDD_RGMII (mA)	DVDD33 + VDD33_LX (mA)	AVDD33 (mA)	Power Consumption (mW)
Link Down	12	8	13	108.9
Link Up @1000Mbps	13	9	13	115.5
Traffic @1000Mbps	29	9	13	168.3

Note: Test by TT IC with DVDD_RGMII / DVDD33 / VDD33_LX / AVDD33 = 3.3V and VDDL = 1.1V (with inductor SWPA3012S2R2NT connected to LX (pin33)) at room temperature.

2.3.3 SGMII <-> RGMII

Table7. SGMII <-> RGMII Power Consumption

Condition	DVDD_RGMII (mA)	DVDD33 + VDD33_LX (mA)	AVDD33 (mA)	Power Consumption (mW)
Link Down	12	8	13	108.9
Link Up @1000Mbps	12	9	13	112.2
Traffic @1000Mbps	30	9	13	171.6

Note: Test by TT IC with DVDD_RGMII / DVDD33 / VDD33_LX / AVDD33 = 3.3V and VDDL = 1.1V (with inductor SWPA3012S2R2NT connected to LX (pin33)) at room temperature.

2.3.4 UTP <-> SGMII

Table8. UTP <-> SGMII Power Consumption

Condition	DVDD_RGMII (mA)	DVDD33 + VDD33_LX (mA)	AVDD33 (mA)	Power Consumption (mW)
Link Down	0	14	28	138.6
Link Up @1000Mbps	0	58	69	419.1
Traffic @1000Mbps	0	64	68	435.6

Note: Test by TT IC with DVDD_RGMII / DVDD33 / VDD33_LX / AVDD33 = 3.3V and VDDL = 1.1V (with inductor SWPA3012S2R2NT connected to LX (pin33)) at room temperature.

2.3.5 UTP <-> FIBER

Table9. UTP <-> FIBER Power Consumption

Condition	DVDD_RGMII (mA)	DVDD33 + VDD33_LX (mA)	AVDD33 (mA)	Power Consumption (mW)
Link Down	0	7	13	66
Link Up @1000Mbps	0	58	69	419.1
Traffic @1000Mbps	0	64	69	438.9

Note: Test by TT IC with DVDD_RGMII / DVDD33 / VDD33_LX / AVDD33 = 3.3V and VDDL = 1.1V (with inductor SWPA3012S2R2NT connected to LX (pin33)) at room temperature.

2.3.6 Maximum Power Consumption

Table10. Maximum Power Consumption

Condition	DVDD_RGMII (mA)	DVDD33 + VDD33_LX (mA)	AVDD33 (mA)	Power Consumption (mW)
Traffic @1000Mbps	30.8	62.7	67.1	529.98

Note: Test by FF corner IC in **UTP TO RGMII** mode with DVDD_RGMII / DVDD33 / VDD33_LX / AVDD33 = 3.3V and VDDL = 1.1V (with inductor SWPA3012S2R2NT connected to LX (pin33)) at high temperature 85°C.

2.4 DC Characteristics

Table11. DC Characteristics

Parameter	Symbol	Value			Unit	Notes
		Min.	Typ.	Max.		
High-level input	V _{IHI}	2.0			V	V _{DDIO} =3.3V

Parameter	Symbol	Value			Unit	Notes
		Min.	Typ.	Max.		
voltage	V _{IH2}	1.7			V	V _{DDIO} =2.5V
	V _{IH3}	1.2			V	V _{DDIO} =1.8V
Low-level input voltage	V _{IL1}			0.8	V	V _{DDIO} =3.3V
	V _{IL2}			0.7	V	V _{DDIO} =2.5V
	V _{IL3}			0.5	V	V _{DDIO} =1.8V
High-level output voltage	V _{OH1}	2.4		3.63	V	V _{DDIO} =3.3V, I _{OH} =-20mA
	V _{OH2}	2.0		2.8		V _{DDIO} =2.5V, I _{OH} =-20mA
	V _{OH3}	1.62		2.1		V _{DDIO} =1.8V, I _{OH} =-10mA
Low-level output voltage	V _{OL1}	-0.3		0.4	V	V _{DDIO} =3.3V, I _{OH} =20mA
	V _{OL2}	-0.3		0.4		V _{DDIO} =2.5V, I _{OH} =20mA
	V _{OL3}	-0.3		0.4		V _{DDIO} =1.8V, I _{OH} =10mA

2.5 Clock Characteristics

Table12. Clock Characteristics

Parameter	Symbol	Value			Unit	Comments
		Min.	Typ.	Max.		
Crystal Requirement						
Frequency	F _{XIN/XOUT}		25		MHz	
Tolerance	Δ f/f	-50		50	ppm	
ESR	ESR			50	Ω	
Drive Level	DL			0.5	mW	
Oscillator Characteristics						
Frequency	F _{XIN}		25		MHz	Comments
Input High Voltage	V _{XINH}	1.4		V _{DDA_3V3} +0.3	V	
Input Low Voltage	V _{XINL}			0.7	V	
DutyCycle	Duty_Cycle	40		60	%	

Tolerance	$\Delta f/f$	-50		50	ppm	
Rise/Fall Time				10	ns	10%~90%

2.6 Timing Characteristics

2.6.1 Power Sequence




Figure 1. Power Sequence

Table13. Power Sequence

Parameter	Symbol	Value			Unit
		Min.	Typ.	Max.	
V _{DD_3V3} /V _{D_{DDA_3V3}} Rising Time*	t ₁	0.5			ms
Core Logic Ready Time	t ₂			2.5	ms
Internal LDO Ready Time	t ₃			100	us
Power Down Duration	t ₄	100			ms

2.6.2 Reset Timing




Figure 2. Reset Timing

Table14. Reset Timing

Parameter	Symbol	Value			Unit
		Min.	Typ.	Max.	
Reset de-assert time after power on	t ₁	10			ms
Minimum reset pulse during normal operation	t ₂	10			ms

2.6.3 RGMII Interface Timing




Figure 3. RGMII Transmit Timing




Figure 4. RGMII Receive Timing

Table15. RGMII Timing

Parameter	Symbol	Value			Unit	Notes
		Min.	Typ.	Max.		
Clock Cycle Duration	T _{Cycle}	7.2	8.0	8.8	ns	
Duty Cycle	Duty	45	50	55	%	1000Base-T
		40	50	60	%	100Base-TX 10Base-Te
Data to Clock output Skew (at receiver)	T _{Skew_R}	1			ns	
Data to Clock output Skew (at transmitter)	T _{Skew_T}	-0.5		0.5	ns	

Parameter	Symbol	Value			Unit	Notes
		Min.	Typ.	Max.		
Data to Clock Output Setup Time at transmitter (with delay integrated at transmitter)	TsetupT	1.0	2.0		ns	
Clock to Data Output Hold Time at transmitter (with delay integrated at transmitter)	TholdT	1.0	2.0		ns	
Data to Clock Input Setup Time at receiver (with delay integrated at transmitter)	TsetupR	1.0	2.0		ns	
Clock to Data Input Hold Time at receiver (with delay integrated at transmitter)	TholdR	1.0	2.0		ns	

2.6.4 SGMII Interface Timing




Figure 5. SGMII Differential Transmitter Eye Diagram

Table16. SGMII Differential Transmitter Characteristics

Symbol	Parameter	Min	Typ	Max	Units	Notes
UI	Unit Interval	799.94	800	800.06	ps	800ps $\pm$ 75ppm
T_X1	Eye Mask	-	-	0.1875	UI	-
T_X2	Eye Mask	-	-	0.4	UI	-
T_Y1	Eye Mask	0.4*AVDDL	-	-	mV	-
T_Y2	Eye Mask	-	-	0.6*AVDDL	mV	-
VTX-DIFFp-p	Output Differential Voltage	0.8*AVDDL	AVDDL	1.2*AVDDL	mV	-
TTX-EYE	Minimum TX Eye Width	0.625	-	-	UI	-
TTX-JITTER	Output Jitter	-	-	0.375	UI	TTX-JITTER-MAX = 1 - TTX-EYE-MIN = 0.375UI
RTX	Differential Resistance	80	100	120	ohm	-
CTX	AC Coupling Capacitor	75	100	200	nF	-

Symbol	Parameter	Min	Typ	Max	Units	Notes
LTX	Transmit Length in PCB	-	-	10	inch	-




Figure 6. SGMII Differential Receiver Eye Diagram

Table17. SGMII Differential Receiver Characteristics

Symbol	Parameter	Min	Typ	Max	Units	Notes
UI	Unit Interval	799.94	800	800.06	ps	800ps $\pm$ 75ppm
R_X1	Eye Mask	-	-	0.3125	UI	-
R_Y1	Eye Mask	50	-	-	mV	-
R_Y2	Eye Mask	-	-	0.6*AVDDL	mV	-
VRX-DIFFp-p	Input Differential Voltage	100	-	1.2*AVDDL	mV	-
TRX-EYE	Minimum RX Eye Width	0.375	-	-	UI	-
TRX-JITTER	Input Jitter Tolerance	-	-	0.625	UI	TRX-JITTER-MAX = 1 - TRX-EYE-MIN = 0.625UI
RRX	Differential Resistance	80	100	120	ohm	-

2.6.5 SMI Interface Timing




Figure 7. SMI interface Timing

Table18. RGMII Timing

Parameter	Symbol	Value			Unit	Notes
		Min.	Typ.	Max.		
MDC Clock Cycle Duration	T1	80			ns	
MDC Clock High Level Duration	T2	32				
MDC Clock Low Level Duration	T3	32				
MDC to MDIO (output) delay time	T4			20		
MDIO (input) to MDC setup time	T5	10				
MDIO (input) to MDC hold time	T6	10				

3 Detail Description

3.1 Block Diagram




Figure 8. Block Diagram

3.2 Feature Description

3.2.1 Transmit Functions

Transmit Encoder Modes:

1000BASE-T: In 1000BASE-T mode, the DAP8211S scrambles transmit data bytes from the MAC interfaces to 9-bit symbols and encodes them into 4D five-level PAM signals over the four pairs of CAT.5E UTP cable.

100BASE-TX: In 100BASE-TX mode, 4-bit data from the MII is 4B/5B serialized, scrambled, and encoded to a three-level MLT3 sequence transmitted by the PMA.

10BASE-Te: In 10BASE-Te mode, the DAP8211S transmits and receives Manchester-encoded data.

3.2.2 Receive Functions

Receive Decoder Modes

1000BASE-T: In 1000BASE-T mode, the PMA recovers the 4D PAM signals after accounting for the cabling conditions such as skew among the four pairs, the pair swap order, and the polarity of the pairs. The resulting code group is

decoded into 8-bit data values. Data stream delimiters are translated appropriately and data is output to the MAC interfaces.

100BASE-TX: In 100BASE-TX mode, the receive data stream is recovered and descrambled to align to the symbol boundaries. The aligned data is then parallelized and 5B/ 4B decoded to 4-bit data. This output runs to MAC interfaces after data stream delimiters have been translated.

10BASE-Te: In 10BASE-Te mode, the recovered 10BASE-Te signal is decoded from Manchester then aligned.

3.2.3 WoL (Wake-on-LAN)

Wake-on-LAN provides a mechanism to detect dedicated frames and inform the connected MAC through either a register status change, WoL indication, or an interrupt flag. The connected devices (MAC) placed above the Physical Layer to operate in a low power mode until special magic packet are detected.

3.2.3.1 Magic Packet

If register field WOL_CON bit3 is set to “1”, Magic Packet Event is enabled. Magic Packet is defined as 6 bytes of “FF” followed by 16 iterations of the destination address, which is the waked up MAC address that is defined in register field WOL_MAC_ADDH, WOL_MAC_ADDM, WOL_MAC_ADDL. A “1” in register INTSR bit 6 indicates there is a Magic Packet received and it would be cleared after read.

3.2.4 IEEE 802.3az-2010 (EEE)

The DAP8211S(I) supports IEEE 802.3az-2010(EEE: Energy Efficient Ethernet). EEE defines a negotiation method to enable link partners to decide whether EEE is supported.

Based on link utilization efficiency and EEE protocol, the transitions would work in different mode. When no packets are being transmitted, DAP8211S(I) would work in Low Power Idle mode to save power. As soon as packets to be transmitted, DAP8211S(I) returns to normal mode, and this doesn't impact the link status and dropping frames.

3.2.5 SyncE

DAP8211S(I) supports Sync-E function.

When this function is enabled in slave mode, recovered 25MHz/125MHz clock will be output through CLK_{OUT} pad.

If the device is in master mode, the CLK_{OUT} will output the clock based on the local free run PLL.

3.2.6 nINT/nPME

The nINT/nPME pin is designed to notify both interrupt and WoL events. It is nINT mode at default. It could generate interrupts to external SOC.

DAP8211S(I) provides an active low interrupt output based on change of the PHY status. Every interrupt condition is represented by the read-only general interrupt status register (Interrupt Status Register (Basic register 0x13)).

The interrupts can be individually enable or disable by setting or clearing bits in the interrupt enable register (Interrupt

Mask Register (Basic register 0x12)).

If nPME mode is selected (Ext_0xa00a, bit[6]=1), pin 34 becomes a fully functional nPME pin. Note that the interrupt function is disabled in this mode.

The behavior of nINT is level-triggered, the behavior of nPME is level-triggered or pulse-triggered which is controlled by EXT 0xA00A bit[0].

3.2.7 MDI Interface

DAP8211S(I) supports the 1000Base-T, 100Base-TX and 10Base-Te standard as defined by the IEEE 802.3, 802.3ab and 802.3u standards.

In 1000Base-T mode, the PHY will use four pairs MDI channels for communication at 125MBaud/s through D/A or A/D converter. The communicated data are encoded/decoded in 4D-PAM5 and RGMII works at a clock speed of 125MHz. For transmitter, pulse shaping and slew rate control technology are used to eliminate EMI problem. A hybrid analog front end is employed to reduce near-end echo, which allows transmitter and receiver to share one transformer. In the digital domain, echo cancellation, cross-talk cancellation, baseline drift cancellation and adaptive equalization are realized

In 100Base-TX mode, the PHY will use two pairs MDI channels (Pairs A and B) for communication. The communicated data are encoded/decoded in 4B/5B and RGMII works at a clock speed of 25MHz.

In 10Base-Te mode, the PHY will also use two MDI channels (Pairs A and B) for communication. The communicated data are encoded/decoded in Manchester and RGMII works at a clock speed of 2.5MHz.

3.2.8 MAC Interface_RGMII

The DAP8211S(I) supports RGMII 2.0 interface between MAC and PHY. The RGMII(Reduced Gigabit Media Independent Interface) is designed to reduce the number of pins required to interconnect the MAC and PHY (12 pins for RGMII). There are 6 pins for transmit path and 6 pins for receive path. For 100M/10M application, RGMII is similar to MII. The only difference is that tx_er/rx_er is transmitted by TX_CTL/RX_CTL on the falling edge of clock. Both rising and falling edges of the clock are used. For 1000M, the GTX_CLK and RX_CLK clocks are 125 MHz, and for 10 M and 100 M, the clock frequencies are 2.5 MHz and 25 MHz respectively.




Figure 9. Connection Diagram of RGMII

3.2.9 MAC Interface_SGMII

The SGMII (Serial Gigabit Media Independent Interface) is a standard interface which is used to carry frame data and link status information between a PHY and an Ethernet MAC. The SGMII uses a differential pair for data and clock signals to provide signal integrity while minimizing system noise. The clocks operate as a 625MHz double data rate interface and the data signals operate at 1.25G/ baud.

3.2.10 Management Interface

The management interface provides access to the internal registers through the MDC and MDIO pins. The MDC signal is the management data clock reference to the MDIO signal, and clock rates up to 12.5MHz. The MDIO is the management data input/output and is a bi-directional signal that runs synchronously to MDC. The MDIO pin needs a pull-up resistor.

3.2.11 Loopback Mode

There are several options for loopback mode that test and verify various functional blocks within the PHY. Enabling loopback mode allows in-circuit testing of the digital and analog data paths. Generally, the DAP8211S(I) may be configured to 4 loopback modes.

Loopback Mode	Description
PCS Loopback	When BMCR register field Loopback is set to “1”, data sent through RGMII will route to PCS layer rx port through PCS TX path. Then these data will route back to RGMII RX pad through PCS RX path.
External Loopback	An external loopback stub allows testing the complete data path without the need of a link partner. In this case it seems the data send through RGMII TX interface with be forwarded to

	RGMII RX interface through MDI interface
Remote Loopback	When MISC_CON register field Remote_loopback is set to “1”, data transmitted from rgmii tx interface will route back to rgmii rx interface. This checks if rgmii works correctly for remote link.

3.2.12 Hardware Configuration

The work mode, RGMII I/O pad voltage, RGMII TX/RX clock delay, and PHY address can be set by hardware. These configurations are setup through dedicated IO pin with external pullup/pulldown resistor. When power on reset is de-asserted, the hardware circuit will sample values on these dedicated IO pin.

Part Number	Dedicated IO	Description															
DAP8211S(I)	ADR[2:0]	Set the PHY address for the device. It supports the PHY address from 0x0 to 0x7. The 0x0 is a broadcast address on default. It can be disabled by configure bit[6] to 1'b0 of common register EXT_0xA005. It also has another broadcast phy address which is configurable through mdio. Bit[4:0] of common register EXT_0xA005 is broadcast phy address and its default value is 5'b11111. Bit[5] of common register EXT_0xA005 is enable control for broadcast phy address and its default value is 1'b0.															
	RXDLY	RGMII rx clock delay setting. 1: add 2ns delay on RX_CLK when RX_CLK is 125MHz add 8ns delay on RX_CLK when RX_CLK is 25MHz/2.5MHz, 0: no delay															
	VOL_CFG[1:0]	RGMII I/O Voltage selection: <table><tr><td>VOL_CFG[1:0]</td><td>External Power Supply</td><td>Internal LDO</td></tr><tr><td>00</td><td>3.3V</td><td>NA</td></tr><tr><td>01</td><td>2.5V</td><td>2.5V</td></tr><tr><td>10</td><td>1.8V</td><td>1.8V</td></tr><tr><td>11</td><td>1.8V</td><td>1.8V</td></tr></table>	VOL_CFG[1:0]	External Power Supply	Internal LDO	00	3.3V	NA	01	2.5V	2.5V	10	1.8V	1.8V	11	1.8V	1.8V
	VOL_CFG[1:0]	External Power Supply	Internal LDO														
00	3.3V	NA															
01	2.5V	2.5V															
10	1.8V	1.8V															
11	1.8V	1.8V															
CFG_MODE0																	

	CFG_MODE1			
	CFG_MODE2		CFG_MODE[2:0]	Work Mode
		1.	000	RGMII-Copper
		2.	001	RGMII-Fiber
		3.	010	RGMII-Copper/Fiber
		4.	011	SGMII-Copper
		5.	100	RGMII-SGMII PHY
		6.	101	RGMII-SGMII MAC
		7.	110	Copper-Fiber.Auto
		8.	111	Copper-Fiber.Force

3.2.13 Auto-Negotiation

DAP8211S(I) supports Auto-Negotiation function which is defined in 802.3. Auto negotiation is enabled by default and can be disabled by register configuration.

Auto negotiation supports choosing the operation mode automatically by comparing its own abilities and link partner abilities. The advertised abilities include:

- Speed: 10/100/1000Mbps
- Duplex mode: full duplex/ half duplex

Auto negotiation is initialized when the following scenarios happen:

- Power-up/Hardware/Software reset
- Auto negotiation restart
- Transition from power down to power up
- Link down

3.2.14 Crossover Detection and Auto-Correction

The function implements crossover detection automatically for MDI/MDIX cables which eases connection process. The DAP8211S(I) also implements polarity auto correction when cable happens to have wrong polarity connected.

3.2.15 Baseline Wander Correction

DAP8211S(I) uses an advanced baseline wander cancellation circuit that continuously monitors and compensates for this effect, minimizing the impact of DC baseline shift on the overall error rate. Baseline wander is due to the AC coupling of the Ethernet link to the transceiver and the inability of the AC coupling to maintain voltage levels over short periods of time. As a result, the transmitted pulse is distorted, resulting in an incorrect sampling value for the affected pulse. Baseline wander is more problematic in 1000Base-T environments than in 100Base-TX environments due to DC baseline drift in transmitted and received signals.

3.2.16 Echo Cancellation

DAP8211S(I) supports echo cancellation. A hybrid circuit is used to transmit and receive simultaneously on each pair. A signal reflects back as an echo if the transmitter is not perfectly matched to the line. Other connector or cable imperfections, such as patch panel discontinuity and variations in cable impedance along the twisted pair cable, also result in drastic SNR degradation on the receive signal. The device implements a digital echo canceller to adjust for echo and is adaptive to compensate for the varied channel conditions.

3.2.17 Crosstalk Cancellation

DAP8211S(I) supports crosstalk cancellation.

The 1000Base-T physical layer uses all four pairs of wires to transmit data. Because four twisted pair pairs are tied together, significant high-frequency crosstalk occurs between the tied adjacent pairs. The device uses three parallel crosstalk cancellers on each receiving channel to eliminate the crosstalk. DAP8211S(I) eliminates the crosstalk by subtracting estimates of these signals from the equalizer output.

3.2.18 Digital Adaptive Equalizer

The digital adaptive equalizer removes inter- symbol interference at the receiver. The digital adaptive equalizer takes unequalized signals from ADC output and uses a combination of feedforward equalizer (FFE) and decision feedback equalizer (DFE) for the best optimized signal-to-noise (SNR) ratio.

3.2.19 LED Configuration

DAP8211S(I) has three LED outputs for indicator.

The LEDs can be programmed to different status functions from their default value. The LED interface can either be controlled by the PHY or controlled manually, independent of the state of the PHY. They can be used to indicate operation speed, duplex mode, and link status. The LEDs can be programmed to different status functions from their default value. They can also be controlled directly from the register interface.

Because the LED pins are duplexed with the hardware configure dedicated pins, the external circuit required for hardware configure and LED circuit must be considered in order to avoid confliction.

3.2.20 Clock

DAP8211S(I) can use crystal or oscillator as clock reference input.

If use oscillator or other clock sources, use X_{IN/OUT} as clock input pin, and another pin should be left floating or ground.

3.2.21 Sleep Mode

DAP8211S(I) (D) will enter sleep mode when UTP port link down and no signals over UTP cable for 40 seconds.

In sleep mode, DAP8211S(I) (D) will disable almost all the circuits except crystal clock, 10BASE-Te and MDC/MDIO interface.

In sleep mode, at regular intervals, DAP8211S(I) (D) will wake up and transmit signals via TRXP1/TRXN1. The time interval is a random value of about 2.7s.

DAP8211S(I) (D) exits sleep mode once it detects a UTP line signal

3.2.22 Power Supply

DAP8211S(I) integrates the internal switching regulator that regulates 3.3V power source to 1.1V power output for core power.

DAP8211S(I) with switching regulator is preferred with lower power dissipation.

DAP8211S(I) implements an option for the RGMII power pins and supports 3.3/2.5/1.8V IO voltage. For DAP8211S(I), RGMII power could be supplied from an internal regulator (2.5/1.8V) or from an external power source (3.3/2.5/1.8V).


3.2.23 Reset

DAP8211S have a hardware reset pin(RESET_N) which is low active. RESET_N should be active for at least 10ms to make sure all internal logic is reset to a known state. Hardware reset should be applied after power up.

RESET_N is also used for power on strapping. After RESET_N is released, DAP8211S latches input value on strapping pins which are used as configuration information to provide flexibility in application without mdio access.

DAP8211S also provides two software reset control registers. Two of them are used to reset all UTP internal logic except some mdio configuration registers, by setting bit 15 of UTP mii register (address 0x0). And the third is used to reset all SerDes internal logic except CDR and some mdio configuration registers, by setting bit15 of SerDes mii register(address 0x0) to 1. These two bits are self-clear after reset process is done. For detailed information about what register will be reset by software reset, please refer to register table.

4 Registers



The DAP8211S register can be divided into three register spaces, UTP(1000/100/10BT and 100MB long distance related register), SDS(Serdes related register, including SGMII/Fiber shared) and COMMON(general purpose register).

Register Access Types

Type	Description
RW	Read and write
RO	Read only.
SC	Self-clear. If default value is '0' ('1'), writing a '1' ('0') to this register field causes the function to be activated immediately, and then the field will be automatically cleared to '0' ('1').
RC	Read clear.
SWC	Software reset to 0.
SWS	Software reset to 1.
PS	Default value depends on power on strapping.
LH	Latch high.
LL	Latch Low.

4.1 UTP MII Register

Item	Address	Function	
	Offset	Register Name	Description
1	0x0	BMCR	Basic Mode Control
2	0x1	BMSR	Basic Mode Status
3	0x2	PHYID1	PHY Identifier Register #1
4	0x3	PHYID2	PHY Identifier Register #2
5	0x4	ANAR	Auto-Negotiation Advertisement
6	0x5	ANLPA	Auto-Negotiation Link Partner Ability
7	0x6	ANE	Auto-Negotiate Expansion
8	0x7	ANNPT	Auto-Negotiate Next Page Transmit
9	0x8	ANNPR	Auto-Negotiate Next Page Receive
10	0x9	GBC	1000BaseT control
11	0xA	GBS	1000BaseT status
12	0xD	MMD_AC	MMD Access Control
13	0xE	MMD_AAD	MMD Access Address and Data
14	0xF	GBES	1000BaseT extended status
15	0x10	PHYCR	PHY Control Register
16	0x11	PHYSR	PHY Status Register
17	0x12	INTCR	Interrupt Control Register
18	0x13	INTSR	Interrupt Status Register
19	0x14	SPCR	Speed Configuration Register
20	0x15	RECR	Receiver Error Counter Register
21	0x1E	EXT_ADD	Extended Register Address Register
22	0x1F	EXT_DATA	Extended Register Data Register

4.1.1 BMCR(Basic Mode Control, Address: Register 0)

Table19. BMCR

Bit	Name	Default	Description	Access
15	Reset	0	Reset. 1: PHY reset 0: Normal operation Software Reset. Writing a '1' to this bit to reset the PHY states machine. Register 0 (BMCR) and register 1 (BMSR) will return to default values once the reset operation is done.	RW SC
14	Loopback	0	Loopback Mode. 1: Enable PCS loopback mode	RW SWC

			0: Disable PCS loopback mode This bit controls the MII loopback. Data inside the PHY which originally comes from the MAC will be sent back to the MAC after MII loopback is enabled, but in the meantime, link will be broken.	
13	Speed[0]	0	Speed Select Bit in forced mode. 11: Reserved 10: 1000Mbps 01:100Mbps 00: 10Mbps After completing auto negotiation, this bit will reflect the speed status.	RW
12	AN_E	1	Auto-Negotiation Enable. 1: Enable Auto-Negotiation 0: Disable Auto-Negotiation	RW
11	PWD	0	Power Down. 1: Power down (only Management Interface and logic are active; link is down) 0: Normal Operation	RW SWC
10	Isolate	0	Isolate. 1: Isolate. RGMII interface is isolated; the serial management interface (MDC, MDIO) is still active. When this bit is asserted, the PHY ignores TX_D[3:0], and TXCTL inputs, and presents a high impedance on RXC, RXCTL, RX_D[3:0] 0: Normal Operation	RW SWC
9	RS_AN	0	Restart Auto-Negotiation. 1: Restart Auto-Negotiation 0: Normal operation	RW SC SWS
8	Duplex	1	duplex mode set if auto-negotiation is disabled (register0 bit 12=0). 1: Full duplex 0: Half duplex After completing auto-negotiation, this bit will reflect the duplex status. 1: Full duplex 0: Half duplex	RW
7	Collision Test	0	Collision Test. 1: Enable Collision Test 0: Normal Operation	RW SWC
6	Speed [1]	0	Speed Select Bit 1 Refer to bit [13].	RW
5:0	Reserved	0x0	Reserved	RO

4.1.2 BMSR (Basic Mode Status, Address: Register 1)

Table20. BMSR

Bit	Name	Default	Description	Access
15	100Base-T4	0	100Base-T4 Capability. 1: 100Base-T4 support 0: not 100Base-T4 support	RO
14	100Base-TX_F	1	100Base-TX (full) Duplex Capability. 1= full-duplex 100Base-TX can be performed by PHY. 0=full-duplex 100Base-TX can't be performed by PHY.	RO
13	100Base-TX_H	1	100Base-TX (half) Duplex Capability. 1= half-duplex 100Base-TX can be performed by PHY. 0= half-duplex 100Base-TX can't be performed by PHY.	RO
12	10Base-T_F	1	10Base-T (full) Duplex Capability. 1= full-duplex 10Base-T can be performed by PHY. 0=full-duplex 10Base-T can't be performed by PHY.	RO
11	10Base-T_H	1	10Base-T (half) Duplex Capability. 1= half-duplex 10Base-T can be performed by PHY. 0= half-duplex 10Base-T can't be performed by PHY.	RO
10	100Base-T2_F	0	100Base-T2 (full) Duplex Capability. 1= full-duplex 100Base-T2 can be performed by PHY. 0=full-duplex 100Base-T2 can't be performed by PHY.	RO
9	100Base-T2_H	0	100Base-T2(half) Duplex Capability. 1= half-duplex 10Base-T can be performed by PHY. 0= half-duplex 10Base-T can't be performed by PHY.	RO
8	Extended Status	1	1000Base-T Extended Status Register. 1: Extended status information in Register 0x0F 0: No extended status information in Register 0x0F	RO
7	Unidirect_Ability	0	1: PHY able to transmit from MII regardless of whether the PHY has determined that a valid link has been established 0: PHY able to transmit from MII only when the PHY has determined that a valid link has been established	RO
6	MF_PS	1	1=The PHY will accept management frames with preamble suppressed. A minimum of 32 preamble bits are required: the first management interface read/write transaction after reset. One idle bit is required between any two management transactions as per IEEE 802.3u specifications. 0= not accept management frames	RO
5	AN	0	Auto-Negotiation Complete. 0=Auto-Negotiation process is not complete. 1=Auto-Negotiation process is complete.	RO SWC
4	Remote Fault	0	Remote Fault.	RO

			0=Remote fault condition is not detected. 1=Remote fault condition is detected (cleared on read or by reset). When in 100Base-FX mode, this bit means an in-band signal Far-End-Fault has been detected (see Far End Fault Indication,).	RC SWC LH
3	AN_A	1	Auto-Negotiation Ability. 1=Auto-Negotiation can be performed by PHY 0=Auto-Negotiation can't be performed by PHY	RO
2	Link Status	0	Link Status. 1: Linked 0: Not Linked This bit indicates whether the link was lost since the last read.: the current link status, read this register twice.	RO LL SWC
1	Jabber Detect	0	Jabber Detect. 1: Jabber condition detected 0: No Jabber detected	RO RC SWC LH
0	Ex_Capability	1	1: Extended register capable (permanently=1) 0: Not extended register capable	RO

4.1.3 PHYID1 (PHY Identifier Register #1, Address: Register 2)

Table21. PHYID1

Bit	Name	Default	Description	Access
15:0	OUI_MSB		Organizationally Unique Identifier Bit [5:0]	RO

4.1.4 PHYID2 (PHY Identifier Register #2, Address : Register 3)

Table22. PHYID2

Bit	Name	Default	Description	Access
15:10	OUI_LSB		Organizationally Unique Identifier Bit [5:0]	RO
9:4	Model Number		Manufacture's Model Number	RO
3:0	Revision Number		Revision Number	RO

4.1.5 ANAR (Auto-Negotiation Advertising, Address: Register 4)

This register contains the advertised abilities of this device as they will be transmitted to its link partner during auto-negotiation.

Table23. ANAR

Bit	Name	Default	Description	Access
15	Next Page	0	Next Page Bit. If 1000BASE-T is advertised, the required next pages are automatically transmitted. This bit must be set to 0 if no additional next page is needed. 0: Not advertised 1: Advertise	RW
14	ACK	0	Acknowledge 1: Acknowledge reception of link partner capability data word 0: Do not acknowledge reception	RO
13	Remote Fault	0	Remote Fault 1: Set Remote Fault bit 0: No Remote Fault bit	RW
12	Ext_NP	1	Extended EXT page enable control bit 1 = Local device supports transmission of extended next pages 0 = Local device does not support transmission of extended next pages.	RW
11	Asymmetric_PAUSE	0	Asymmetric PAUSE 1: Advertise asymmetric pause support 0: No support of asymmetric pause	RW
10	Pause	0	1 = MAC PAUSE implemented 0 = MAC PAUSE not implemented.	RW
9	100Base-T4	0	1: 100Base-T4 is supported by local node 0: 100Base-T4 not supported by local node	RO
8	100Base-TX_F	1	1: 100Base-TX full duplex is supported by local node 0: 100Base-TX full duplex not supported by local node	RW
7	100Base-TX_H	1	1: 100Base-TX half duplex is supported by local node 0: 100Base-TX half duplex not supported by local node	RW
6	10Base-Te-F	1	1: 10Base-Te full duplex supported by local node 0: 10Base-Te full duplex not supported by local node	RW
5	10Base-Te_H	1	1: 10Base-Te half duplex is supported by local node 0: 10Base-Te half duplex not supported by local node	RW
4:0	Selector Field	0x1	Binary Encoded Selector Supported by This Node. Currently only CSMA/CD 00001 is specified. No other protocols are supported.	RW

4.1.6 ANLPA (Auto-Negotiation Link Partner Ability, Address: Register 5)

This register contains the advertised abilities of the Link Partner as received during auto-negotiation. The content changes after a successful auto-negotiation if Next-pages are supported.

Table24. ANLPA

Bit	Name	Default	Description	Access
15	Next Page	0	Next Page Indication of link partner. 0: capability datapage 1: no capability datapage	RO RWC
14	ACK	0	Acknowledge 1: Link partner acknowledges reception of local node's capability data word 0: No acknowledgement	RO RWC
13	Remote Fault	0	Remote Fault 1: Link partner is indicating a remote fault 0: Link partner is not indicating a remote fault	RO RWC
12	Reserved	-	Reserved.	RO RWC
11	Asymmetric_P AUSE	0	Technology Ability Field. 1 = Link partner requests asymmetric pause 0 = Link partner does not request asymmetric pause	RO RWC
10	PAUSE	0	Technology Ability Field. 1 = Link partner supports pause operation 0 = Link partner does not support pause operation	RO RWC
9	100BASE-T4	0	Technology Ability Field. 1 = Link partner supports 100BASE-T4 0 = Link partner does not support 100BASE-T4	RO RWC
8	100BASETX_ FULL_DUPLEX	0	Technology Ability Field. 1 = Link partner supports 100BASE-TX full-duplex 0 = Link partner does not support 100BASE-TX full-duplex	RO RWC
7	100BASETX_ HALF_DUPLEX	0	Technology Ability Field. 1 = Link partner supports 100BASE-TX half duplex 0 = Link partner does not support 100BASE-TX half-duplex	RO RWC
6	10BASE Te_FULL_DUPLEX	0	Technology Ability Field. 1 = Link partner supports 10BASE-Te full-duplex 0 = Link partner does not support 10BASE-Te full-duplex	RO RWC
5	10BASETe_H ALF_DUPLEX	0	Technology Ability Field. 1 = Link partner supports 10BASE-Te half duplex 0 = Link partner does not support 10BASE-Te half-duplex	RO RWC
4:0	Selector Field	0x0	Link Partner's Binary Encoded Node Selector. Currently only	RO

		CSMA/CD 00001 is specified.	RWC
--	--	-----------------------------	-----

4.1.7 ANE (Auto-Negotiation Expansion Address: Register 6)

This register contains additional status: NWay auto-negotiation.

Table25. ANE

Bit	Name	Default	Description	Access
15:5	Reserved	-	Reserved.	RO
4	Parallel Detection Fault	0	Parallel Detection Fault 1: A fault has been detected via the Parallel Detection function 0: No fault has been detected via the Parallel Detection function	RO RC LH SWC
3	Link Partner Next Page Ability	0	Link Partner Next Page Ability 1: Link Partner is Next Page able 0: Link Partner is not Next Page able	RO LH SWC
2	Local Next Page Ability	1	Local Next Page Ability 1: Next Page is able 0: Not Next Page able	RO
1	Page Received	0	1: A New Page has been received 0: A New Page has not been received	RO RC LH
0	LP_AN_A	0	Link Partner Auto-Negotiation Ability If Auto-Negotiation is Enabled, This Bit Means: 1: Link Partner is Auto-Negotiationable 0: Link Partner is not Auto-Negotiationable	RO

4.1.8 ANNPT (Auto-Negotiation Next Page Transmit Address: Register 0x7)

Table26. ANNPT

Bit	Name	Default	Description	Access
15	Next Page	0	Next Page Indication. 1: More next pages to send 0: No more next pages to send	RW
14	Reserved	0	Reserved.	RO
13	Message Page	1	Message Page. 1: Message Page 0: Unformatted Page	RW
12	Acknowledge2	0	Acknowledge2	RW

			1: Local device has the ability to comply with the message received 0: Local device has no ability to comply with the message received	
11	Toggle	0	Toggle Bit.	RO
10:0	Message/Unformatted Field	0x1	Content of Message/Unformatted Page.	RW

4.1.9 ANNPR (Auto-Negotiation Next Page Receive Address: Register 0x8)

Table27. ANNPR

Bit	Name	Default	Description	Access
15	Next Page	0	Next Page Indication. 1: More next pages 0: No more next pages	RO
14	Acknowledge	0	Acknowledge.	RO
13	Message Page	0	Message Page. 1: Message Page 0: Unformatted Page	RO
12	Acknowledge2	0	Acknowledge2	RO
11	Toggle	0	Toggle Bit.	RO
10:0	Message/Unformatted Field	0x0	Content of Message/Unformatted Page.	RO

4.1.10 GBC (1000Base-T Control Address: Register 0x9)

Table28. GBC

Bit	Name	Default	Description	Access
15:13	Test Mode	0x0	Test Mode Select. 000: Normal Mode 001: Test Mode 1 - Transmit WaveformTest 010: Test Mode 2 - Transmit Jitter Test (MASTER mode) 011: Test Mode 3 - Transmit Jitter Test (SLAVE mode) 100: Test Mode 4 - Transmit Distortion Test 101, 110, 111: Reserved	RW
12	M/S Enable	0	MASTER/SLAVE Manual Configuration Enable 1: Manual MASTER/SLAVE configuration 0: Automatic MASTER/SLAVE	RW
11	M/S Configure	0	Configure Master/Slave Value. 1: Manual configure as MASTER 0: Manual configure as SLAVE	RW
10	Port Type	0	Advertise Device Type Preference.	RW

			1: Prefer multi-port device (MASTER) 0: Prefer single port device (SLAVE)	
9	1000BASE-T Full Duplex	1	Advertise 1000BASE-T Full-Duplex Capability. 1: Advertise 0: Do not advertise	RW
8	1000BASE-T Half-Duplex	0	Advertise 1000BASE-T Half Duplex Capability. 1: Advertise 0: Do not advertise	RW
7:0	Reserved	0x0	Reserved.	RO

4.1.11 GBS (1000Base-T Status Address: Register 0xA)

Table29. GBS

Bit	Name	Default	Description	Access
15	MASTER/ SLAVE CONFIGURATI ON FAULT	0	Master / Slave Manual Configuration Fault Detected: 1 = Manual Master/Slave Configuration fault detected. 0 = No Manual Master/Slave Configuration fault detected This register bit will clear on read,	RO RC SWC LH
14	MASTER/ SLAVE CONFIGURATI ON RESOLUTION	0	Master / Slave Configuration Results: 1 = Configuration resolved to MASTER. 0 = Configuration resolved to SLAVE.	RO
13	LOCAL RECEIVER STATUS	0	Local Receiver Status: 1 = Local receiver is OK. 0 = Local receiver is not OK.	RO
12	Remote Receiver	0	1 = Remote Receiver OK 0 = Remote Receiver not OK	RO
11	1000BASE-T Full Duplex	0	Advertise 1000BASE-T Full-Duplex Capability. 1: Advertise 0: Do not advertise	RO
10	1000BASE-T HALF DUPLEX	0	Link Partner 1000BASE-T Half Duplex Capable: 1 = Link Partner capable of 1000Base-T Half Duplex. 0 = Link partner not capable of 1000Base-T Half Duplex	RO
9:8	Reserved	0	Reserved.	RO
7:0	Idle Error Count	0x0	MSB of Idle Error Counter. The register indicates the idle error count since the last read operation performed to this register. The counter pegs at 11111111 and does not roll over.	RO

4.1.12 MMD_AC (MMD Access Control; Address: Register 0xD)

Table30. MMD_AC

Bit	Name	Default	Description	Access
15:14	MMD Function	0x0	MMD Function about Data and Address 00: Address 01: Data; no post increment 10: Data; post increment on reads and writes 11: Data; post increment on writes only	RW
13:5	RSVD	0x0	Reserved.	RO
4:0	Device_ADD	0x0	MMD device address. 00001: MMD1 00011: MMD3 00111: MMD7	RW

Note 1: Used in conjunction with the MAADR (Register 14) to provide access to the MMD address space.

Note 2: If the access of MAADR is: address (Function=00) then it is directed to the address register within the MMD associated with the value in the Device_ADD field.

Note 3: If the access of MAADR is: data (Function=00) then both the Device_ADD field and the MMD address register direct the MAADR data accesses to the appropriate registers within the MMD.

4.1.13 MMD_AAD (MMD Access Address Data, Address: Register 0xE)

Table31. MMD_AAD

Bit	Name	Default	Description	Access
15:0	Address Data	0x0	[15:14] =00 It means MMD DEVAD's address register [15:14] =01, 10, or 11 It means MMD DEVAD's data register as indicated by the contents of its address register	RW

4.1.14 1000BTS (1000BASE-T Status Register, Address: Register 0xF)

Table32. 4.15 1000BTS

Bit	Name	Default	Description	Access
15	1000BASE-X FULL DUPLEX	0	1000BASE-X Full Duplex Support: 1 = 1000BASE-X Full Duplex is supported by the local device. 0 = 1000BASE-X Full Duplex is not supported by the local device.	RO
14	1000BASE-X HALF DUPLEX	0	1000BASE-X Half Duplex Support: 1 = 1000BASE-X Half Duplex is supported by the local device. 0 = 1000BASE-X Half Duplex is not supported by the local device.	RO

13	1000BASE-T FULL DUPLEX	1	1000BASE-T Full Duplex Support: 1 = 1000BASE-T Full Duplex is supported by the local device. 0 = 1000BASE-T Full Duplex is not supported by the local device.	RO
12	1000BASE-T HALF DUPLEX	0	1000BASE-T Half Duplex Support: 1 = 1000BASE-T Half Duplex is supported by the local device. 0 = 1000BASE-X Half Duplex is not supported by the local device.	RO
11:0	RSVD	0x0	Reserved.	RO

4.1.15 PHYCR (PHY Control Register, Address: Register 0x10)

Table33. PHYCR

Bit	Name	Default	Description	Access
15:7	RSVD	0x0	Reserved.	RO
6:5	MDI_CROSSOVER	0x3	MDI Crossover Mode: 11 = Enable automatic crossover 10 = Reserved 01 = Manual MDI-X configuration 00 = Manual MDI configuration	RW
4	RSVD	0	Reserved.	RO
3	CRS-TX	0	This bit is effective in 10BASE-Te half-duplex mode and 100BASE-TX mode: 1 = Assert CRS on transmitting or receiving 0 = Never assert CRS on transmitting, only assert it on receiving.	RW
2	EN_SEQ_Test	0	1 = SQE test enabled, 0 = SQE test disabled Note: SQE Test is automatically disabled in full-duplex mode regardless the setting in this	RW
1	POL_REV	1	If polarity reversal is disabled, the polarity is forced to be normal in 10BASE-Te. 1 = Polarity Reversal Enabled 0 = Polarity Reversal Disabled	RW
0	DIS_JAB	0	1 = Disable 10BASE-Te jabber detection function 0 = Enable 10BASE-Te jabber detection function	RW

4.1.16 PHYSR (PHY Status Register, Address: Register 0x11)

Table34. PHYSR

Bit	Name	Default	Description	Access
15:14	SPEED SELECTION	0x0	Speed Select Status: 11 = Reserved 10 = 1000 Mbps 01 = 100 Mbps 00 = 10 Mbps	RO

13	DUPLEX MODE	0	Duplex Mode Status: 1 = Full Duplex 0 = Half Duplex.	RO
12	PAGE RECEIVED	0	Page Received: This bit is latched high and will be cleared upon a read. 1 = Page received. 0 = No page received.	RO
11	SPEED DUPLEX RESOLVED	0	Speed Duplex Resolution Status: 1 = Auto-Negotiation has completed or is disabled. 0 = Auto-Negotiation is enabled and has not completed	RO
10	LINK_STATUS	0	1 = Link up 0 = Link down	RO
9:7	RSVD	0x0	Reserved.	RO
6	MDI Crossover Status	0	1 = MDIX 0 = MDI	RO
5	Wirespeed downgrade	0	1 = Downgrade 0 = No Downgrade	RO
4	RSVD	0	Reserved.	RO
3	Transmit Pause	0	This status bit is valid only when bit11 is 1. Bit11 is set when Auto-Negotiation is completed. This bit indicates MAC pause resolution. This bit is for information purposes only and is not used by the device. When in force mode, this bit is set to be 0. 1 = Transmit pause enabled 0 = Transmit pause disabled	RO
2	Receive Pause	0	This status bit is valid only when bit[11] is 1. Bit[11] is set when Auto-Negotiation is completed. This bit indicates MAC pause resolution. This bit is for information purposes only and is not used by the device. When in force mode, this bit is set to be 0. 1 = Receive pause enabled 0 = Receive pause disabled	RO
1	Polarity	0	1 = Reverted polarity 0 = Normal polarity	RO
0	Jabber	0	1 = Jabber 0 = No jabber	RO

4.1.17 INTCR (Interrupt Control Register, Address: Register 0x12)

Table35. INTCR

Bit	Name	Default	Description	Access
15:14	AN_ERR_INT_EN	0x0	Enable Auto-Negotiation Error Interrupt: 1 = Enable Auto-Negotiation Error interrupt. 0 = Disable Auto-Negotiation Error interrupt.	RW
14	SPEED_CHNG_INT_EN	0	Enable Speed Change Interrupt: 1 = Enable Speed Change interrupt. 0 = Disable Speed Change interrupt.	RW
13	DUPLEX_MODE_CHNG_IN	0	Enable Duplex Mode Change Interrupt: 1 = Enable Duplex Mode Change interrupt.	RW

	T_EN		0 = Disable Duplex Mode Change interrupt.	
12	PAGE_RECEIVED_INT_EN	0	Enable Page Received Interrupt: 1 = Enable Page Received Interrupt. 0 = Disable Page Received Interrupt.	RW
11	LINK_FAIL_INT_EN	0	Enable Link Fail Interrupt: 1 = Enable Link Fail Interrupt. 0 = Disable Link Fail Interrupt.	RW
10	LINK_COMPLETE_INT_EN	0	Enable Link Complete Interrupt: 1 = Enable Link Complete Interrupt. 0 = Disable LINK Complete Interrupt.	RW
9:7	RSVD	0x0	Reserved.	RW
6	WOL_INT_EN	0	Enable Wake-on-LAN Interrupt: 1 = Enable Wake-on-LAN Interrupt. 0 = Disable Wake-on-LAN Interrupt	RW
5	WS_DG_INT_EN	0	Wirespeed downgraded Interrupt 1 = Enable Interrupt. 0 = Disable Interrupt	RW
4	RX_CRC_Error_INT_mask	0x0	Enable Link Complete Interrupt: 1 = Enable Link Complete Interrupt. 0 = Disable LINK Complete Interrupt.	RW
3	Serdes Link Failed INT_mask	0x0	Enable Link Complete Interrupt: 1 = Enable Link Complete Interrupt. 0 = Disable LINK Complete Interrupt.	RW
2	Serdes Link Success INT_mask	0x0	Enable Link Complete Interrupt: 1 = Enable Link Complete Interrupt. 0 = Disable LINK Complete Interrupt.	RW
1	PL_CH_INT_EN	0	Enable Polarity Change Interrupt: 1 = Enable Polarity Change interrupt. 0 = Disable Polarity Change interrupt.	RW
0	JB_INT_EN	0	Enable Jabber Interrupt: 1 = Enable Jabber interrupt. 0 = Disable Jabber interrupt	RW

4.1.18 INTSR (Interrupt Status Register, Address: Register 0x13)

Table36. INTSR

Bit	Name	Default	Description	Access
15:14	AN_ERR_INT	0x0	Auto-Negotiation Error Interrupt: 1 = Occur Auto-Negotiation Error interrupt 0 = No Auto-Negotiation Error interrupt.	RO RC
14	SPEED_CHNG_INT_EN	0	Speed Change Interrupt: 1 = Occur Speed Change interrupt. 0 = No Speed Change interrupt.	RO RC
13	DUPLEX_MODE_CHNG_INT_EN	0	Duplex Mode Change Interrupt: 1 = Occur Duplex Mode Change interrupt. 0 = No Duplex Mode Change interrupt.	RO RC
12	PAGE_RECEIVED_INT_EN	0	Page Received Interrupt: 1 = Occur Page Received Interrupt. 0 = No Page Received Interrupt.	RO RC

11	LINK_FAIL_INT_EN	0	Link Fail Interrupt: 1 = Occur Link Fail Interrupt. 0 = No Link Fail Interrupt.	RO RC
10	LINK_COMPLETE_INT_EN	0	Link Complete Interrupt: 1 = Occur Link Complete Interrupt. 0 = No LINK Complete Interrupt.	RO RC
9:7	RSVD	0x0	Reserved.	RO RC
6	WOL_INT_EN	0	Wake-on-LAN Interrupt: 1 = Occur Wake-on-LAN Interrupt. 0 = No Wake-on-LAN Interrupt	RO RC
5	WS_DG_INT_EN	0	Wirespeed downgraded Interrupt 1 = Occur Interrupt. 0 = No Interrupt	RO RC
4	RX_CRC_Error_INT	0x0	1 = CRC error takes place for the packages received from the wire 0 = No CRC error takes place This INT is only activated when package checker is eabled. See UTP EXT register EXT_0xA0 for how to enable the package checker.	RO RC
3	Serdes Link Failed INT	0x0	1: Sds link down takes place 0: No Sds link down takes place	RO RC
2	Serdes Link Success INT	0x0	1: Sds link up takes place 0: No Sds link up takes place	RO RC
1	PL_CH_INT_EN	0	Polarity Change Interrupt: 1 = Occur Polarity Change interrupt. 0 = No Polarity Change interrupt.	RO RC
0	JB_INT_EN	0	Jabber Interrupt: 1 = Occur Jabber interrupt. 0 = No Jabber interrupt	RO RC

4.1.19 SPCR (Speed Configuration Register, Address: Register 0x14)

Table37. SPCR

Bit	Name	Default	Description	Access
15:12	RSVD	0x0	Reserved.	RO
11:6	RSVD	0x20	Reserved.	RW
5	SP_DG_EN	1	1: Enables auto speed downgrade function. Writing this bit requires a software reset to up 0: Disable auto speed downgrade function	RW POS
4:2	AN_AT_SPDG	0x3	Attempts times (set value + additional 2) before downgrading. Such as 11: Attempts five times (set value 3 + additional 2) before downgrading. The number of attempts can be changed by these bits. Only take effect after software rese	RW
1	RSVD	0	Reserved.	RW
0	RSVD	0	Reserved.	RO

4.1.20 RECR (Receiver Error Counter Register, Address: Register 0x15)

Table38. RECR

Bit	Name	Default	Description	Access
15:0	RXERCNT[15:0]	0x0	RX_ER Counter: Receive error counter. This register saturates at the maximum value of 0xFFFF and hold it, not roll over.	RO SWC

4.1.21 EXT_ADD (Extended Register Address Register, Address: Register 0x1E)

Table39. EXT_ADD

Bit	Name	Default	Description	Access
15:8	RSVD	0x0	Reserved.	RO
7:0	EXT_ADD	0x0	Extended Register Address	RW

4.1.22 EXT_DATA (Extended Register Data Register, Register 0x1F)

Table40. EXT_DATA

Bit	Name	Default	Description	Access
15:0	EXT_DATA	0x0	Extended Register data	RW

4.2 UTP Extended Register**4.2.1 External loopback (EXT_0xA)**

Table41. External loopback

Bit	Name	Default	Description	Access
15:5	Reserved	0x3A0	Reserved	RW
4	Ext_lpbk	0x0	1: to enable external loopback mode.	RW
3:0	Reserved	0x8	Reserved	RW

4.2.2 PKGC1 (Package Generation Configure1, Address: Register 0x38)

Table42. PKGC1

Bit	Name	Default	Description	Access
15:13	RSVD	-	Reserved.	RO
12	EN_PKG_DA_SA	0	1: set the DA/SA of the packet generated by package generation to a programmed value; For DA, if 0x38 bit[11] is 1, the DA is set to broadcast address FF-FF-FF-FF-FF-FF; else, the DA is set to fix value, the highest 5 Bytes are 00-00-00-00-00, and the lowest 1 Byte is programmed by EXT 0x3A bit[15:8]. For SA, the	RW

			highest 5 Bytes are 00-00-00-00-00, and the lowest 1 Byte is programmed by EXT 0x3A bit[7:0]. 0: the DA/SA is not programmed	
11	PKG_BRD	0	1: set the DA to broadcast address FF-FF-FFFF-FF-FF 0: set the DA to a fixed programmed value. Valid when 0x38 bit[12] is 1.	RW
10	PKG_TXSCR	0	1: The package checker on TX side will check the transmit data generated by pkg_gen; 0: The package checker on TX side will check the transmit data of UTP GMII/MII.	RW
9	PKG_AZ_EN	0	1: Enable send LPI pattern during the IPG of the packages sent by pkg_gen. 0: Disable send LPI pattern during the IPG of the packages sent by pkg_gen	RW
8:0	PKG_IN_AZ_TIME	0x1FF	The time of LPI pattern is sent. Unit is us.	RW

4.2.3 PKGC2(Package Generation Configure2, Address: Register 0x39)

Table43. PKGC2

Bit	Name	Default	Description	Access
15:8	PKG_PRE_AZ_TIME	0x20	The time from the end of last package to the beginning of LPI pattern. Unit is us.	RW
7:0	PKG_AFT_AZ_TIME	0x19	The time from the end of LPI pattern to the beginning of next package. Unit is us.	RW

4.2.4 PKGC3(Package Generation Configure3, Address: Register 0x3A)

Table44. PKGC3

Bit	Name	Default	Description	Access
15:8	PKG_DA	0x0	Lowest 8 bits of DA, others are zero. Refer to EXT 0x38 bit[12] for detail.	RW
7:0	PKG_SA	0x0	Lowest 8 bits of SA, others are zero. Refer to EXT 0x38 bit[12] for detail	RW

4.2.5 PKGC4(Package Generation Configure4, Address: Register 0x3B)

Table45. PKGC4

Bit	Name	Default	Description	Access
15:8	RSVD	-	Reserved.	RO
7:0	PKG_DATA_FIX	0x0	The fixed GMII data pattern that will be sent. Valid when EXT 0xA0 bit[1:0] is 0x3.	RW

4.2.6 PKGC5 (Package Generation Configure5, Address: Register 0xA0)

Table46. PKGC5

Bit	Name	Default	Description	Access
15	PKG_CHK_EN	0	RX checker checks the UTP GMII/MII RX data; TX checker checks the UTP GMII/MII TX data. 1: Enable UTP RX/TX package checker. 0: Disable UTP RX/TX package checker	RW
14	PKG_GATE_EN	1	1: Enable gate all the clocks to package self test module when bit15 PKG_CHK_EN is 0, bit13 PKG_GEN_MODE is 1 and bit12 PKG_GEN_EN is 0; 0: Not gate the clocks.	RW
13	PKG_GEN_MODE	1	1: normal mode, to send GMII/MII TX data from RGMII; 0: test mode, to send out the GMII/MII data generated by UTP pkg_gen module.	RW
12	PKG_GEN_EN	0	1: to enable pkg_gen generating GMII/MII packages. But, the data will only be sent to transceiver when Bit13 PKG_GEN_MODE is 1'b0. If PKG_BUR_SIZE is 0, continuous packages will be generated and will be stopped only when PKG_GEN_EN is set to 0; Otherwise, after the expected packages are generated, pkg_gen will stop, PKG_GEN_EN will be self-cleared	RW SC
11:8	PKG_PREAM_LENGTH	0x8	The preamble length of the generated packages, in Byte unit. Pkg_gen function only support >=2 Byte preamble length. Values smaller than 2 will be ignored by the pkg_gen module.	RW
7:4	PKG_IPG_LENGTH	0xD	The IPG of the generated packages, in Byte unit for setting smaller than 12. For setting 13, ipg is 2ms; for setting 14, ipg is 20ms; for 15, ipg is 400ms; Pkg_gen function only support >=2Byte preamble length. Values smaller than 2 will be ignored by the pkg_gen module.	RW
3	RESV	0	Reserved	RW
2	PKG_CRC_ERROR	0	1: to make pkg_gen to send out CRC error packages. 0: pkg_gen sends out CRC good packages.	RW
1:0	PKG_PL	0x0	Control the payload of the generated packages. 11: fix pattern set by EXT 0x3B bit7:0 10: fix pattern 0x5AA55AA5... 01: random payload; 00: increased Byte payload	RW

4.2.7 PKGC6(Package Generation Configure6, Address: Register 0xA1)

Table47. PKGC6

Bit	Name	Default	Description	Access
15:0	PKG_LENGTH	0x40	the length of the generated packages	RW

4.2.8 PKGC7(Package Generation Configure7, Address: Register 0xA2)

Table48. PKGC7

Bit	Name	Default	Description	Access
15:0	PKG_BUR_SIZE	0x0	the number of packages in a burst of package generation.	RW

4.2.9 PKG_RV_H(Package Receiver Valid High, Address: Register 0xA3)

Table49. PKG_RVH

Bit	Name	Default	Description	Access
15:0	PKG_RV_H	0x0	PKG_RV[31:16], PKG_RV is the number of RX packages from wire whose CRC are good and length are >=64Byte and <=1518Byte.	RO RC

4.2.10 PKG_RV_L(Package Receiver Valid Low, Address: Register 0xA4)

Table50. PKG_RVL

Bit	Name	Default	Description	Access
15:0	PKG_RV_L	0x0	PKG_RV [15:0], PKG_RV is the number of RX packages from wire whose CRC are good and length are >=64Byte and <=1518Byte.	RO RC

4.2.11 PKG_RX_OSH(Package Receiver OS High, Address: Register 0xA5)

Table51. PKG_RX_OSH

Bit	Name	Default	Description	Access
15:0	PKG_RX_OSH	0x0	PKG_RX_OS[31:16], PKG_RX_OS is the number of RX packages from wire whose CRC are good and length are >1518Byte.	RO RC

4.2.12 PKG_RX_OSL(Package Receiver OS Low, Address: Register 0xA6)

Table52. PKG_RX_OSL

Bit	Name	Default	Description	Access
15:0	PKG_RX_OSL	0x0	PKG_RX_OS [15:0], PKG_RX_OS is the number of RX packages from wire whose CRC are good and length are >1518Byte.	RO RC

4.2.13 PKG_RX_USH(Package Receiver US High, Address: Register 0xA7)

Table53. PKG_RX_USH

Bit	Name	Default	Description	Access
15:0	PKG_RX_USH	0x0	PKG_RX_USH [31:16], PKG_RX_USH is the number of RX packages from wire whose CRC are good and length are <64Byte.	RO RC

4.2.14 PKG_RX_USL(Package Receiver US Low, Address: Register 0xA8)

Table54. PKG_RX_USL

Bit	Name	Default	Description	Access
15:0	PKG_RX_USL	0x0	PKG_RX_USH [15:0], PKG_RX_USH is the number of RX packages from wire whose CRC are good and length are <64Byte.	RO RC

4.2.15 PKG_RX_ERR(Package Receiver Error, Address: Register 0xA9)

Table55. PKG_RX_ERR

Bit	Name	Default	Description	Access
15:0	PKG_IB_ERR	0x0	PKG_IB_ERR is the number of RX packages from wire whose CRC are wrong and length are >=64Byte, <=1518By	RO RC

4.2.16 PKG_RX_OS_ERR(Package Receiver OS Error, Address: Register 0xAA)

Table56. PKG_RX_OSBAD

Bit	Name	Default	Description	Access
15:0	PKG_RX_OS_ERR	0x0	PKG_RX_OS_ERR is the number of RX packages from wire whose CRC are wrong and length are >1518Byte.	RO RC

4.2.17 PKG_RX_FRM (Package Receiver Fragment, Address: Register 0xAB)

Table57. PKG_RX_FRM

Bit	Name	Default	Description	Access
15:0	PKG_RX_FRM	0x0	PKG_RX_FRM is the number of RX packages from wire whose length are <64Byte.	RO RC

4.2.18 PKG_RX_NOSFD (Package Receiver NOSFD, Address: Register 0xAC)

Table58. PKG_RX_FRM

Bit	Name	Default	Description	Access
15:0	PKG_RX_NOSFD	0x0	PKG_RX_NOSFD is the number of RX packages from wire whose SFD is missed.	RO RC

4.2.19 PKG_TV_H(Package Transmit Valid High, Address: Register 0xAD)

Table59. PKG_RVH

Bit	Name	Default	Description	Access
15:0	PKG_TV_H	0x0	PKG_TV[31:16], PKG_TV is the number of TX packages from wire whose CRC are good and length are >=64Byte and <=1518Byte.	RO RC

4.2.20 PKG_TV_L(Package Transmit Valid Low, Address: Register 0xAE)

Table60. PKG_TV_L

Bit	Name	Default	Description	Access
15:0	PKG_TV_L	0x0	PKG_TV[15:0], PKG_TV is the number of TX packages from wire whose CRC are good and length are >=64Byte and <=1518Byte.	RO RC

4.2.21 PKG_TX_OSH(Package Transmit OS High, Address: Register 0xAF)

Table61. PKG_TX_OSH

Bit	Name	Default	Description	Access
15:0	PKG_TX_OSH	0x0	PKG_TX_OS [31:16], PKG_TX_OS is the number of TX packages from wire whose CRC are good and length are >1518Byte.	RO RC

4.2.22 PKG_TX_OSL(Package Transmit OS Low, Address: Register 0xB0)

Table62. PKG_TX_OSL

Bit	Name	Default	Description	Access
15:0	PKG_TX_OSL	0x0	PKG_TX_OS [15:0], PKG_TX_OS is the number of TX packages from wire whose CRC are good and length are >1518Byte.	RO RC

4.2.23 PKG_TX_USH(Package Transmit US High, Address: Register 0xB1)

Table63. PKG_TX_USH

Bit	Name	Default	Description	Access
15:0	PKG_TX_USH	0x0	PKG_TX_USH [31:16], PKG_TX_USH is the number of TX packages from wire whose CRC are good and length are <64Byte.	RO RC

4.2.24 PKG_TX_USL(Package Transmit US Low, Address: Register 0xB2)

Table64. PKG_TX_USL

Bit	Name	Default	Description	Access
15:0	PKG_TX_USL	0x0	PKG_TX_USH [15:0], PKG_TX_USH is the number of TX packages from wire whose CRC are good and length are <64Byte.	RO RC

4.2.25 PKG_TX_ERR(Package Transmit Error, Address: Register 0xB3)

Table65. PKG_TX_ERR

Bit	Name	Default	Description	Access
15:0	PKG_OB_ERR	0x0	pkg_ob_err is the number of TX packages from wire whose CRC are wrong and length are >=64Byte, <=1518By	RO RC

4.2.26 PKG_TX_OS_ERR(Package Transmit OS Error, Address: Register 0xB4)

Table66. PKG_TX_OSBAD

Bit	Name	Default	Description	Access
15:0	PKG_TX_OS_ERR	0x0	It is the number of TX packages from wire whose CRC are wrong and length are >1518Byte.	RO RC

4.2.27 PKG_TX_FRM (Package Transmit Fragment, Address: Register 0xB5)

Table67. PKG_TX_FRM

Bit	Name	Default	Description	Access
15:0	PKG_TX_FRM	0x0	PKG_TX_FRM is the number of TX packages from wire whose length are <64Byte.	RO RC

4.2.28 PKG_TX_NOSFD (Package Transmit NOSFD, Address: Register 0xB6)

Table68. PKG_TX_FRM

Bit	Name	Default	Description	Access
15:0	PKG_TX_NOSFD	0x0	PKG_TX_NOSFD is the number of TX packages from wire whose SFD is missed.	RO RC

4.3 Common Register

4.3.1 SMI_SDS_PHY (EXT_0xA000)

Table69. SMI_SDS_PHY (EXT_0xA000)

Bit	Name	Default	Description	Access
15:2	Reserved	0	Reserved	RO
1	Smi_sds_phy	0	to control access whether UTP register or SDS register. 1: to access SDS; 0: to access UTP. Default value depend on chip mode. When the UTP port	RW POS

			exsits, default 0; else default 1. Refer to AP note for details.	
0	Reserved	0	Reserved	RO

4.3.2 PHY_CON (PHY Device Control Register, Address: Register 0xA001)

Table70. PHY_CON

Bit	Name	Default	Description	Access
15	SW_RST_MODE	1	Device mode change Software reset. Low active, self clear	RW SC
14:12	RESV	0x0	Reserved	RW
11	IDDQ_MODE	0	1: Iddq test mode 0: Normal mode	RW
10	RESERVED	0	Reserved	RO
9	EN_GATE_RX_CLK_RGMI	0	1=to close RXC when PHY link down; 0=do not close RXC when PHY link down.	RW
8	RXC_DLY_EN	1	rgmii clk 2ns delay control, depend on strapping	RW POS
7	RESERVED	0	Reserved	RO
6	EN_LDO	1	rgmii ldo enable, default is 0 and will be set to 1 after power strapping is done	RW
5:4	CFG_LDO	0x0	Rgmii ldo voltage and RGMII/MDC/MDIO PAD's level shifter control. Depends on strapping. 11: 1.8v 10: 1.8v 01: 2.5v 00: 3.3v	RW
3:0	RESV	0x0	Reserved	RO

4.3.3 SDS_CON (Serdes Control Register, Address: Register 0xA003)

Table71. SDS_CON

Bit	Name	Default	Description	Access
15:13	Reserved	0x0	Reserved	RO
12	En_surppress_t xer	0x1	1: to surppress the RX_ER generated by the serdes when it works in SGMII PHY full duplex mode and RX_DV is 0 and rx_lpi_active is 0; 0: to not surppress.	RW
11	Reserved	0x1	Reserved	RW
10:8	Reserved	0x0	Reserved	RO
7:0	Reserved	0x80	Reserved	RW

4.3.4 RGMII_CON (RGMII Control Register, Address: Register 0xA003)

Table72. RGMII_CON

Bit	Name	Default	Description	Access
15	Rgmac_cfg_mode	0x0	When chip mode is SGPHY_TO_RGMAC, it controls the source of the RGMII's speed, duplex and link status. These information will be sent to the SGMII PHY. 1: RGMII's speed, duplex, link status information comes from common register EXT_0xA004; 0: these information comes from RGMII OOB. Refer to common register EXT_0xA005 for detail.	RW
14	TX_CLK_SEL	0	1: use inverted RGMII TX_CLK to drive the RGMII TX_CLK delay train.Used for debug 0: use original RGMII TX_CLK to drive the RGMII TX_CLK delay train;	RW
13:10	RX_DELAY_SEL	0x0	RGMII RX_CLK delay train configuration,about 150ps per step	RW
9	EN_RGMII_FD_CRS	0	See EXT_0xA003 bit[8].	RW
8	EN_RGMII_CR_S	0	0: to not encode GMII/MII CRS into RGMII OOB; 1: to encode GMII/MII CRS into RGMII OOB when it's half duplex mode or EXT_0xA003 bit[9] is 1.	RW
7:4	TX_DELAY_SEL_FE	0xF	RGMII TX_CLK delay train configuration when speed is 100Mbps or 10Mbps, it's 150ps per step typically.	RW
3:0	TX_DELAY_SEL	0x1	RGMII TX_CLK delay train configuration when speed is 1000Mbps, it's 150ps per step typically.	RW

4.3.5 RGMII_STA (RGMII Status Register, Address: Register 0xA004)

Table73. RGMII_STA

Bit	Name	Default	Description	Access
15:14	SPEED_RGPHY	0x0	RGMII's speed information when it works as RGMII PHY. It's also the source of RGMII OOB.	RO
13	DUPLEX_RGPHY	0	RGMII's duplex information when it works as RGMII PHY. It's also the source of RGMII OOB.	RO
12	LINK_UP_RGPHY	0	RGMII's linkup information when it works as RGMII PHY. It's also the source of RGMII OOB.	RO
11:10	PAUSE_RGPHY	0x0	RGMII's pause information when it works as RGMII PHY.	RO
9	EEE_CAP_RGPHY	0	RGMII's EEE capability information when it works as RGMII PHY.	RO
8	EEE_CLKSTP_	0	RGMII's EEE clock stopable capability information when it works	RO

	CAP_RGPHY		as RGMII PHY.	
7:6	Speed_rgmac	0x0	RGMII's speed configuration when it works as RGMII MAC and EXT A003 bit[15] is 1.	RW
5	Duplex_rgmac	0x0	RGMII's duplex configuration when it works as RGMII MAC and EXT A003 bit[15] is 1.	RW
4	Link_up_rgmac	0x0	RGMII's linkup configuration when it works as RGMII MAC and EXT A003 bit[15] is 1.	RW
3:2	Pause_rgmac	0x0	RGMII's pause configuration when it works as RGMII MAC.	RW
1	Eee_cap_rgmac	0x0	RGMII's EEE capability configuration when it works as RGMII MAC.	RW
0	Eee_clkstp_cap_mac	0x0	RGMII's EEE clock stopable capability configuration when it works as RGMII MAC.	RW

4.3.6 SMI_RGMII_CON (SMI & RGMII Control Register, Address: Register 0xA005)

Table74. SMI_RGMII_CON

Bit	Name	Default	Description	Access
15:14	Speed_rgmac_ob	0x0	speed information RGMII MAC decodes from the OOB	RO
13	Duplex_rgmac_ob	0x0	duplex information RGMII MAC decodes from the OOB	RO
12	Link_up_rgmac_ob	0x0	linkup information RGMII MAC decodes from the OOB	RO
11	Reserved	0x0	Reserved	RO
10	BYPASS_MDI_O_WATCHDOG	0	bypass mdio watch dog	RW
9:8	RESERVED	0x0	Reserved	RO
7	EN_MDC_LA	0x1	enable mdc latch for read data	RW
6	EN_PHYADDR0	1	1: to always respond to MDIO command whose PHYAD field is 0; 0: to only respond to MDIO command whose PHYAD field equals to PHY address strapping.	RW
5	EN_BDCST_ADDR	0	enable broadcast address	RW
4:0	BDCST_ADDR	0x0	broadcast address	RW

4.3.7 MISC_CON (MISC Control Register, Address: Register 0xA006)

Table75. MISC_CON

Bit	Name	Default	Description	Access
-----	------	---------	-------------	--------

15:9	RESV	0x0	Reserved	RW
8	Fiber_high_pri_cmb	0x0	1: fiber has higher priority in UTP_FIBER_TO_RGMII mode 0: UTP has higher priority	RW
7	JUMBO_ENABLE	0	enable jumbo frame	RW
6	Rem_lpbk_sds	0	1: Enable remote loopback on Serdes side. 0: Disable remote loopback on Serdes side.	RW
5	Rem_lpbk_phy	0	1: Enable remote loopback on UTP side 0: Disable remote loopback on UTP side	RW
4	ULDATA_RLOOPBACK	0	1=remain upload data when remote loopback is set for phy	RW
3	BP_GMII_FATAL_RST	1	bypass gmii fifo overflow and underflow rst	RW
2:1	Comb_wait_timer_sel	0x2	It's valid in UTP_FIBER_TO_RGMII mode, to select wait timer for first priority media after second priority media is link up; 2'b00: 1s; 2'b01: 5s; 2'b10: 15s; 2'b11: 25s If the first priority media links up after this timer is out, link will not switch to this media.	RW
0	Fib_speed_sel	0x1	Select fiber speed when auto sensing is disable. 1: 1000BX; 0: 100FX	RW

4.3.8 WOL_MAC_ADDH(WOL MAC Highest Address Register, Address: Register 0xA007)

Table76. WOL_MAC_ADDH

Bit	Name	Default	Description	Access
15:0	WOL_MAC_ADDR_H	0x0	highest 16 bits of MAC address used for WOL 47:32	RW

4.3.9 WOL_MAC_ADDM(WOL MAC Middle Address Register, Address: Register 0xA008)

Table77. WOL_MAC_ADDM

Bit	Name	Default	Description	Access
15:0	WOL_MAC_ADDR_M	0x0	Middle 16 bits of MAC address used for WOL 31:16	RW

4.3.10 WOL_MAC_ADDL(WOL MAC Lowest Address Register, Address: Register 0xA009)

Table78. WOL_MAC_ADDL

Bit	Name	Default	Description	Access
15:0	WOL_MAC_A DDR_L	0x0	Lowest 16 bits of MAC address used for WOL 31:16	RW

4.3.11 WOL_CON (WOL Control Register, Address: Register 0xA00A)

Table79. WOL_CON

Bit	Name	Default	Description	Access
15:8	RESV	0x0	Reserved	RO
7	SW_CLOSE_R GMII	0	1.disable rgmii interface 0.enable rgmii interface	RW
6	nPME_nINT_S EL	0	1: Pin 31 functions as nPME. 0: Pin 31 functions as nINT.	RW
5:4	RESV	0x0	Reserved	RW
3	WOL_EN	0	enable WOL.	RW
2:1	WOL_LTH_SE L	0x1	11: 672ms 10: 336ms 01: 168ms 00: 84ms	RW
0	WOL_INT_TY PE	0x0	1: nPME is level triggerd and active LOW; When nPME is LOW, EXT 0xA00A bit3, wol_en should be set to 0 to clear the nPME. 0: nPME is pulse triggered and active LOW, the purple width is controlled by wol_lth_sel[1:0].	RW

4.3.12 LED_COMCON (LED Common Control Register, Address: Register 0xA00B)

Table80. LED_COMCON

Bit	Name	Default	Description	Access
15	COL_BLK_SE L	1	1 = when collision happens, and related LEDn cfg (n is 0/1/2) register's bit3 led_col_blk_en is 1, LED blink at Blink Mode2; 0 = when collision happens, and related LEDn cfg (n is 0/1/2) register's bit3 led_col_blk_en is 0, LED blink at Blink Mode1. LED could blinks at different frequency in Blink Mode1 and Blink Mode2. Refer to EXT A00F[3:0] for the Blink Mode2 and Blink	RW

			Model.	
14	JABBER_LED_DIS	1	1 = when 10Mb/s Jabber happens, LED will not blink;	RW
13	LPBK_LED_DIS	1	1 = In internal loopback mode, LED will not blink;	RW
12	DIS_LED_AN_TRY	0	1: LED will be ON when auto-negotiation is at LINK_GOOD_CHECK status, in which status, the link is not up already.	RW
11:9	RESV	0x0	Reserved	RO
8	LED_2_FORCE_EN	0	1 = enable LED2 force mode.	RW
7:6	LED_2_FORCE_MODE	0x0	Valid when bit8 is set. 11: force LED Blink at Blink Mode2 10: force LED Blink at Blink Mode1 01: force LED ON 00: force LED OFF LED could blinks at different frequency in Blink Mode1 and Blink Mode2. Refer to EXT A00F[3:0] for the Blink Mode2 and Blink Mode1.	RW
5	LED_1_FORCE_EN	0	1 = enable LED1 force mode.	RW
4:3	LED_1_FORCE_MODE	0x0	Valid when bit5 is set. Refer EXT A00B[7:6] for the force mode description.	RW
2	LED_0_FORCE_EN	0	1 = enable LED0 force mode.	RW
1:0	LED_0_FORCE_MODE	0x0	Valid when bit2 is set. Refer EXT A00B[7:6] for the force mode description.	RW

4.3.13 LED0_CON (LED0 Control Register, Address: Register 0xA00C)

Table81. LED0_CON

Bit	Name	Default	Description	Access
15:14	Led_src_sel_0	0x0	Reserved	RW
13	LED_ACT_BLK_IND_0	0	select the source of internal signals controlling LED0. 2'b00: UTP 2'b01: serdes 2'b10: UTP and serdes 2'b11: UTP or serdes Default value of LED0 cfg depends on the strapping of chip mode.	RW

12	LED_FDX_ON_EN_0	0	1: If BLINK status is not activated, when PHY link up and duplex mode is full duplex, LED0 will be ON.	RW
11	LED_HDX_ON_EN_0	0	1: If BLINK status is not activated, when PHY link up and duplex mode is half duplex, LED0 will be ON.	RW
10	LED_TXACT_BLK_EN_0	1	1: If bit[13] is 1, or bit[13] is 0 and ON at certain speed or duplex more is/are activated, when PHY link up and TX is active, make LED0 blink at mode2.	RW
9	LED_RXACT_BLK_EN_0	1	1: If bit[13] is 1, or bit[13] is 0 and ON at certain speed or duplex more is/are activated, when PHY link up and RX is active, make LED0 blink at mode2.	RW
8	LED_TXACT_ON_EN_0	0	1: if BLINK status is not activated, when PHY link up and TX is active, make LED0 ON at least 10ms.	RW
7	LED_RXACT_ON_EN_0	0	1: if BLINK status is not activated, when PHY link up and RX is active, make LED0 ON at least 10ms.	RW
6	LED_GT_ON_EN_0	0	1: if BLINK status is not activated, when PHY link up and speed mode is 1000Mbps, make LED0 ON.	RW
5	LED_HT_ON_EN_0	0	1: if BLINK status is not activated, when PHY link up and speed mode is 100Mbps, make LED0 ON;	RW
4	LED_BT_ON_EN_0	1	1: if BLINK status is not activated, when PHY link up and speed mode is 10Mbps, make LED0 ON;	RW
3	LED_COL_BLK_EN_0	0	1: if PHY link up and collision happen, make LED0 BLINK;	RW
2	LED_GT_BLK_EN_0	0	1: if PHY link up and speed mode is 1000Mbps, make LED0 BLINK;	RW
1	LED_HT_BLK_EN_0	0	1: if PHY link up and speed mode is 100Mbps, make LED0 BLINK;	RW
0	LED_BT_BLK_EN_0	0	1: if PHY link up and speed mode is 10Mbps, make LED0 BLINK;	RW

4.3.14 LED1_CON (LED1 Control Register, Address: Register 0xA00D)

Table82. LED1_CON

Bit	Name	Default	Description	Access
15:14	Led_src_sel_1	0x0	select the source of internal signals controlling LED1. 2'b00: UTP 2'b01: serdes 2'b10: UTP and serdes 2'b11: UTP or serdes Default value of LED0 cfg depends on the strapping of chip	RW

			mode.	
13	LED_ACT_BLK_IND_1	0	When traffic is present, make LED1 BLINK no matter the previous LED1 status is ON or OFF, or make LED1 blink only when the previous LED1 is ON.	RW
12	LED_FDX_ON_EN_1	0	1: If BLINK status is not activated, when PHY link up and duplex mode is full duplex, LED1 will be ON.	RW
11	LED_HDX_ON_EN_1	0	1: If BLINK status is not activated, when PHY link up and duplex mode is half duplex, LED1 will be ON.	RW
10	LED_TXACT_BLK_EN_1	1	1: If bit[13] is 1, or bit[13] is 0 and ON at certain speed or duplex more is/are activated, when PHY link up and TX is active, make LED1 blink at mode2.	RW
9	LED_RXACT_BLK_EN_1	1	1: If bit[13] is 1, or bit[13] is 0 and ON at certain speed or duplex more is/are activated, when PHY link up and RX is active, make LED1 blink at mode2.	RW
8	LED_TXACT_ON_EN_1	0	1: if BLINK status is not activated, when PHY link up and TX is active, make LED1 ON at least 10ms.	RW
7	LED_RXACT_ON_EN_1	0	1: if BLINK status is not activated, when PHY link up and RX is active, make LED1 ON at least 10ms.	RW
6	LED_GT_ON_EN_1	0	1: if BLINK status is not activated, when PHY link up and speed mode is 1000Mbps, make LED1 ON.	RW
5	LED_HT_ON_EN_1	0	1: if BLINK status is not activated, when PHY link up and speed mode is 100Mbps, make LED1 ON;	RW
4	LED_BT_ON_EN_1	1	1: if BLINK status is not activated, when PHY link up and speed mode is 10Mbps, make LED1 ON;	RW
3	LED_COL_BLK_EN_1	0	1: if PHY link up and collision happen, make LED1 BLINK;	RW
2	LED_GT_BLK_EN_1	0	1: if PHY link up and speed mode is 1000Mbps, make LED1 BLINK;	RW
1	LED_HT_BLK_EN_1	0	1: if PHY link up and speed mode is 100Mbps, make LED1 BLINK;	RW
0	LED_BT_BLK_EN_1	0	1: if PHY link up and speed mode is 10Mbps, make LED1 BLINK;	RW

4.3.15 LED2_CON (LED2 Control Register, Address: Register 0xA00E)

Table83. LED2_CON

Bit	Name	Default	Description	Access
15:14	Led_src_sel_2	0x0	select the source of internal signals controlling LED2. 2'b00: UTP 2'b01: serdes	RW

			2'b10: UTP and serdes 2'b11: UTP or serdes Default value of LED0 cfg depends on the strapping of chip mode.	
13	LED_ACT_BLK_IND_2	0	When traffic is present, make LED2 BLINK no matter the previous LED2 status is ON or OFF, or make LED2 blink only when the previous LED2 is ON.	RW
12	LED_FDX_ON_EN_2	0	1: If BLINK status is not activated, when PHY link up and duplex mode is full duplex, LED2 will be ON.	RW
11	LED_HDX_ON_EN_2	0	1: If BLINK status is not activated, when PHY link up and duplex mode is half duplex, LED2 will be ON.	RW
10	LED_TXACT_BLK_EN_2	1	1: If bit[13] is 1, or bit[13] is 0 and ON at certain speed or duplex more is/are activated, when PHY link up and TX is active, make LED2 blink at mode2.	RW
9	LED_RXACT_BLK_EN_2	1	1: If bit[13] is 1, or bit[13] is 0 and ON at certain speed or duplex more is/are activated, when PHY link up and RX is active, make LED2 blink at mode2.	RW
8	LED_TXACT_ON_EN_2	0	1: if BLINK status is not activated, when PHY link up and TX is active, make LED2 ON at least 10ms.	RW
7	LED_RXACT_ON_EN_2	0	1: if BLINK status is not activated, when PHY link up and RX is active, make LED2 ON at least 10ms.	RW
6	LED_GT_ON_EN_2	0	1: if BLINK status is not activated, when PHY link up and speed mode is 1000Mbps, make LED2 ON.	RW
5	LED_HT_ON_EN_2	0	1: if BLINK status is not activated, when PHY link up and speed mode is 100Mbps, make LED2 ON;	RW
4	LED_BT_ON_EN_2	1	1: if BLINK status is not activated, when PHY link up and speed mode is 10Mbps, make LED2 ON;	RW
3	LED_COL_BLK_EN_2	0	1: if PHY link up and collision happen, make LED2 BLINK;	RW
2	LED_GT_BLK_EN_2	0	1: if PHY link up and speed mode is 1000Mbps, make LED2 BLINK;	RW
1	LED_HT_BLK_EN_2	0	1: if PHY link up and speed mode is 100Mbps, make LED2 BLINK;	RW
0	LED_BT_BLK_EN_2	0	1: if PHY link up and speed mode is 10Mbps, make LED2 BLINK;	RW

4.3.16 LED_BLCN (LED Blink Control Register, Address: Register 0xA00F)

Table84. LED_BLCN

Bit	Name	Default	Description	Access
-----	------	---------	-------------	--------

15:7	RSVD	0x0	Reserved	RO
6:4	LED_DUTY	0x0	Select duty cycle of Blink: 000: 50% ON and 50% OFF; 001: 67% ON and 33% OFF; 010: 75% ON and 25% OFF; 011: 83% ON and 17% OFF; 100: 50% ON and 50% OFF; 101: 33% ON and 67% OFF; 110: 25% ON and 75% OFF; 111: 17% ON and 83% OFF.	RW
3:2	FREQ_SEL_2	0x1	Select frequency of Blink Mode2: 00: 2Hz; 01: 4Hz; 10: 8Hz; 11: 16Hz.	RW
1:0	FREQ_SEL_1	0x2	Select frequency of Blink Mode1: 00: 2Hz; 01: 4Hz; 10: 8Hz; 11: 16Hz.	RW

4.3.17 DRV_STR (Driver Strength Control Register, Address: Register 0xA010)

Table85. DRV_STR

Bit	Name	Default	Description	Access
15:13	RGMII_SW_D R_RX	0x3	Drive strenght of rx_clk pad. 3'b111: strongest; 3'b000: weakest.	RW
12	RGMII_SW_D R[2]	0	Bit 2 of Rgmii_sw_dr[2:0], refer to ext A010 [5:4]	RW
11	INT_OD_EN	1	1'b1: Interrupt pin acts as a open drain pad 1'b0: Interrupt pin acts as a normal output pad	RW
10	INT_ACT_HI	0	1'b1: Interrupt acts as high active 1'b0: interrupt acts as low active	RW
9:8	DR_SYNC_E	0x3	Drive strenght of SyncE pad. 2'b11: strongest; 2'b00: weakest	RW
7:6	DR_MDIO	0x3	Drive strenght of mdio pad. 2'b11: strongest; 2'b00: weakest	RW
5:4	RGMII_SW_D R[1:0]	0x3	Bit 1 and 0 of Rgmii_sw_dr, Drive strenght of rxd/rx_ctl rgmii pad. 3'b111: strongest;	RW POS

			3'b000: weakest	
3:2	DR_INT_IO	0x3	Drive strenght of interrupt pad. 2'b11: strongest; 2'b00: weakest	RW
1:0	DR_LED	0x3	Drive strenght of led pad. 2'b11: strongest; 2'b00: weakest	RW

4.3.18 SyncE_CON (SyncE Control Register, Address: Register 0xA012)

Table86. SyncE_CON

Bit	Name	Default	Description	Access
15:8	RSVD	0x0	Reserved	RO
7	Phy_do_fib	1	1: In UTP_TO_FIBER mode, do not enable UTP until fiber links up 0: always enable UTP	RW
6	EN_SYNC_E	1	enable SyncE clock output	RW
5	EN_SYNC_E_DURING_LNK_DN	0	always output sync e clock even when link is down	RW
4	CLK_FRE_SEL	0	1'b1: output 125m clock; 1'b0: output 25m clock. It can control the output clock of internal 125M PLL and UTP recovered clock (CLK_SRC_SEL=0x0 or 0x1).	RW
3:1	CLK_SRC_SEL	0x4	select clock source of output clock. 3'b000: internal 125MHz PLL output clock 3'b001: UTP recovered RX clock 3'b010: Reserved. 3'b011: clock from digital (RGMII TX delayed clock, or debug clock out) 3'b100: reference 25MHz clock (default) 3'b101: 25MHz SSC.	RW
0	Ptp_clk_to_sds_sel	0	1=output internal RGMII TXC to SyncE clock; used for template test; 1'b0=output one of internal clock, including any channel's DA/AD clock, to SyncE clock	RW

4.4 UTP MMD Extended Register

MMD Register Mapping and Definition,

Item	Address		Function	
	MMD	Offset	Register Name	Description

1	3	0x00	PCS_CON	PCS Control Register
2	3	0x01	PCS_STA	PCS status
3	3	0x14	EEE_CON	EEE Contrl Register
4	3	0x16	EEE_WERR	EEE Wake Error Register
5	7	0x3C	EEE_LA	EEE Local Ability Advertisement Register
6	7	0x3D	EEE_PA	EEE Link Partner Ability Register

4.4.1 PCS_CON (PCS Control Register, Address: MMD3 Register 0x00)

Table87. PCS_CON

Bit	Name	Default	Description	Access
15	PCS_RST	0	Setting this bit will set all PCS registers to their default states. This action also initiate a software reset as setting MII 0x0 bit15 and a reset as setting MMD1 0x0 bit15 and MMD7 0x0 bit15.	RW SC
14:11	RSVD	0x0	Reserved	RO
10	CLOCK_STOP PABLE	0	Not used.	RW SWC
9:0	RESERVED	0x0	Reserved	RO

4.4.2 PCS_STA (PCS Status Register, Address: MMD3 Register 0x01)

Table88. PCS_STA

Bit	Name	Default	Description	Access
15:12	RSVD	0x0	Reserved	RO
11	TX LPI_RC	0	TX LPI Received 1: TX PCS has received LPI 0: LPI not received	RO, LH
10	RX LPI_RC	0	RX LPI Received 1: RX PCS has received LPI 0: LPI not received	RO, LH
9	TX LPI_IND	0	TX LPI Indication 1: TX PCS is currently receiving LPI 0: TX PCS is not currently receiving LPI	RO
8	RX LPI_IND	0	RX LPI Indication 1: RX PCS is currently receiving LPI 0: RX PCS is not currently receiving LPI	RO
7:3	RSVD	0x0	Reserved	RO
2	PCSRX_LNK_ ST	0	PCS status, latch low.	RO LL
1:0	RSVD	0x0	Reserved	RO

4.4.3 EEE_CON (EEE Control Register, Address: MMD3 Register 0x14)

Table89. EEE_CON

Bit	Name	Default	Description	Access
15:3	RSVD	0x0	Reserved	RO
2	1000BASE-T EEE	1	Always 1. EEE is supported for 1000BASE-T	RO
1	100BASE-TX EEE	1	Always 1. EEE is supported for 100BASE-TX	RO
0	RSVD	0	Reserved	RO

4.4.4 EEE_WERR (EEE Wake Error Register, Address: MMD3 Register 0x16)

Table90. EEE_WERR

Bit	Name	Default	Description	Access
15:0	Wake_ERR_CN	0x0	Count wake time faults where the PHY fails to complete its normal wake sequence within the time required for the specific PHY type.	RO

4.4.5 EEE_LA (EEE Local Ability Register, Address: MMD7 Register 0x3C)

Table91. EEE_LA

Bit	Name	Default	Description	Access
15:03	RSVD	0x0	Reserved	RO
2	L_1000Base-T EEE	1	1: supported: 1000Base-T EEE 0: not supported: 1000Base-T EEE	RW
1	L_100Base-TX EEE	1	1: supported: 100Base-TX EEE 0: not supported: 100Base-TX EEE	RW
0	RSVD	0	Reserved	RO

4.4.6 EEE_PA (EEE Partner Ability Register, Address: MMD7 Register 0x3D)

Table92. EEE_PA

Bit	Name	Default	Description	Access
15:03	RSVD	0x0	Reserved	RO
2	LP 1000Base-T	0	Link Partner of 1000Base-T EEE Capability.	RO

	EEE		1: Link Partner is capable of 1000Base-T EEE 0: Link Partner is not capable of 1000Base-T EEE	
1	LP 100Base-TX EEE	0	Link Partner of 100Base-TX EEE Capability. 1: Link Partner is capable of 100Base-TX EEE 0: Link Partner is not capable of 100Base-TX EEE	RO
0	RSVD	0	Reserved	RO

4.5 SDS MII Register

4.5.1 Basic Control Register (0x00)

Table93. Basic Control Register (0x00)

Bit	Symbol	Access	Default	Description
15	Reset	RW SC	0x0	SDS Software Reset. Writing 1 to this bit causes immediate PHY reset. Once the operation is done, this bit is cleared automatically. 0: Normal operation 1: SDS reset
14	Loopback	RW SWC	0x0	Internal loopback control 0: disable loopback 1: enable loopback
13	Speed_Selection(LSB)	RW	0x0	Valid only when the SerDes works as SGMII MAC, for example, when the chip mode is SGMAC_TO_RGPHY. LSB of speed_selection[1:0]. Link speed can be selected via either the Auto-Negotiation process, or manual speed selection speed_selection[1:0]. Speed_selection[1:0] is valid when Auto-Negotiation is disabled by clearing bit 0.12 to zero. Bit6 bit13 1 1: Reserved 1 0: 1000Mb/s 0 1: 100Mb/s 0 0: 10Mb/s
12	Autoneg_En	RW	0x1	1: enable auto-negotiation; 0: disable auto-negotiation.
11	Power_down	RW SWC	0x0	1: Power down 0: Normal operation

10	Isolate	RW SWC	0x0	Isolate SerDes from RGMII/UTP.
9	Re_Autoneg	RW SC	0x0	1: Restart SGMII/1000BASE-X Auto-Negotiation; 0: Normal operation. It's self clear.
8	Duplex_Mode	RW	0x1	Valid only when the SerDes works as SGMII MAC, for example, when the chip mode is SGMAC_TO_RGPHY. The duplex mode can be selected via either the Auto-Negotiation process or manual duplex selection. Manual duplex selection is allowed when Auto-Negotiation is disabled by setting bit[12] Autoneg_En to 0. 1: Full Duplex 0: Half Duplex
7	Reserved	RW	0x0	Reserved
6	Speed_Selection(MSB)	RW	0x1	See bit13.
5	Mr_unidirectional	RW	0x0	When bit 0.12 is one or bit 0.8 is zero, this bit is ignored. When bit 0.12 is zero and bit 0.8 is one: 1 = Enable transmit from media independent interface regardless of whether the PHY has determined that a valid link has been established 0 = Enable transmit from media independent interface only when the PHY has determined that a valid link has been established
4:0	Reserved	RW	0x0	Reserved. Write as 0, ignore on read

4.5.2 Basic Status Register (0x01)

Table94. Basic Status Register (0x01)

Bit	Symbol	Access	Default	Description
15	100BASE-T4	RO	0x0	PHY doesn't support 100BASE-T4
14	100BASE-X_Fd	RO	0x1	PHY supports 100BASE-X_FD
13	100BASE-X_Hd	RO	0x1	PHY supports 100BASE-X_HD
12	10Mbps_Fd	RO	0x0	PHY supports 10Mbps_Fd
11	10Mbps_Hd	RO	0x0	PHY supports 10Mbps_Hd
10	100BASE-T2_Fd	RO	0x0	PHY doesn't support 100BASE-T2_Fd
9	100BASE-T2_Hd	RO	0x0	PHY doesn't support 100BASE-T2_Hd
8	Extended_Status	RO	0x1	Whether support Extended status register in MII

				register 0xF 0: Not supported 1: Supported
7	Unidirect_Ability	RO	0x1	1'b0: PHY able to transmit from MII only when the PHY has determined that a valid link has been established 1'b1: PHY able to transmit from MII regardless of whether the PHY has determined that a valid link has been established
6	Mf_Preamble_Suppression	RO	0x1	1'b0: PHY will not accept management frames with preamble suppressed 1'b1: PHY will accept management frames with preamble suppressed
5	Autoneg_Complete	RO SWC	0x0	1'b0: Auto-negotiation process not completed 1'b1: Auto-negotiation process completed
4	Remote_Fault	RO RC SWC LH	0x0	1'b0: no remote fault condition detected 1'b1: remote fault condition detected
3	Autoneg_Ability	RO	0x1	1'b0: PHY not able to perform Auto-negotiation 1'b1: PHY able to perform Auto-negotiation
2	Link_Status	RO LL SWC	0x0	Link status 1'b0: Link is down 1'b1: Link is up
1	Reserved	RO	0x0	always 0
0	Extended_Capability	RO	0x1	To indicate whether support EXTended registers, to access from address register MII 0x1E and data register MII 0x1F 1'b0: Not supported 1'b1: Supported

4.5.3 Sds Identification Register1 (0x02)

Table95. Sds Identification Register1 (0x02)

Bit	Symbol	Access	Default	Description
15:0	Phy_Id	RO	0x4f51	Bits 3 to 18 of the Organizationally Unique Identifier

4.5.4 Sds Identification Register2 (0x03)

Table96. Sds Identification Register2 (0x03)

Bit	Symbol	Access	Default	Description
15:10	Phy_Id	RO	0x3a	Bits 19 to 24 of the Organizationally Unique Identifier
9:4	Type_No	RO	0x11	6 bits manufacturer's type number
3:0	Revision_No	RO	0xa	4 bits manufacturer's revision number

4.5.5 Auto-Negotiation Advertisement (0x04)

Table97. Auto-Negotiation Advertisement (0x04)

Bit	Symbol	Access	Default	Description
15	NEXT_Page	RW	0x0	Not used. DAP8211S SGMII and 1000BASE-X autoneg doesn't support NEXT page.
14	Ack	RO	0x0	Always 0
13:12	Remote_Fault	RO	0x0	Always 0
11:9	Reserved	RO	0x0	Reserved
8	Asymmetric_Pause	RW	0x0	Asymmetric_Pause ability.
7	Pause	RW	0x0	Pause ability.
6	Half_duplex	RW	0x0	Half duplex ability
5	Full_duplex	RW	0x1	Full duplex ability
4:0	Reserved	RO	0x0	Reserved

4.5.6 Auto-Negotiation Link Partner Ability (0x05)

Table98. Auto-Negotiation Link Partner Ability (0x05)

Bit	Symbol	Access	Default	Description
15	NEXT Page	RO SWC	0x0	NEXT page. Received Code Word Bit 15
14	ACK	RO SWC	0x0	Acknowledge. Received Code Word Bit 14
13:12	REMOTE_FAULT	RO SWC	0x0	Remote Fault. Received Code Word Bit 13:12
11:9	RESERVED	RO	0x0	Reserved. Received Code Word Bit 11:9
8:7	PAUSE	RO SWC	0x0	Pause. Received Code Word Bit 8:7
6	HALF_DUPLEX	RO SWC	0x0	Half duplex. Received Code Word Bit 6
5	FULL_DUPLEX	RO SWC	0x0	Full duplex. Received Code Word Bit 5
4:0	RESERVED	RO	0x0	Reserved. Received Code Word Bit 4:0

4.5.7 Auto-Negotiation Expansion Register (0x06)

Table99. Auto-Negotiation Expansion Register (0x06)

Bit	Symbol	Access	Default	Description
15:3	Reserved	RO	0x0	Reserved
2	Local NEXT Page able	RO	0x0	1: Local Device supports NEXT Page 0: Local Device does not support Next Page
1	Page received	RO RC LH	0x0	1: A New Page has been received 0: A New Page has not been received
0	Reserved	RO	0x0	Reserved

4.5.8 Auto-Negotiation NEXT Page Register (0x07)

Table100. Auto-Negotiation NEXT Page Register (0x07)

Bit	Symbol	Access	Default	Description
15:0	NEXT Page	RO	0x0	always be 0

4.5.9 Auto-Negotiation Link Partner Received NEXT Page Register (0x08)

Table101. Auto-Negotiation Link Partner Received NEXT Page Register (0x08)

Bit	Symbol	Access	Default	Description
15:0	Link Partner NEXT Page	RO	0x0	always be 0

4.5.10 Extended status register (0x0F)

Table102. Extended status register (0x0F)

Bit	Symbol	Access	Default	Description
15	1000BASE-X Full Duplex	RO	0x1	1: PHY supports 1000BASE-X Full Duplex
14	1000BASE-X Half Duplex	RO	0x0	1: PHY supports 1000BASE-X Half Duplex.
13	1000BASE-T Full Duplex	RO	0x0	1: PHY supports 1000BASE-T Full Duplex
12	1000BASE-T Half Duplex	RO	0x0	1: PHY supports 1000BASE-T Half Duplex
11:0	Reserved	RO	0x0	Always 0

4.5.11 Sds Specific Status Register (0x11)

Table103. Sds Specific Status Register (0x11)

Bit	Symbol	Access	Default	Description
15:14	Speed_mode	RO	0x0	When SerDes works as SGMII MAC, if Auto-Negotiation is enabled, the speed_mode is sourced

				from Auto-Negotiation process with SGMII PHY, otherwise, it's from SDS MII 0x0 Speed_Selection; When SerDes works as SGMII PHY, it equals to the UTP speed mode; When SerDes works as 1000BASE-X, it equals to 10; When SerDes works as 100BASE-FX, it equals to 01. Refer to SDS MII 0x11 bit5:4 for SerDes' working mode.
13	Duplex	RO	0x0	When SerDes works as SGMII MAC, if Auto-Negotiation is enabled, the duplex is sourced from Auto-Negotiation process with SGMII PHY, otherwise, it's from SDS MII 0x0 Duplex_Mode; When SerDes works as SGMII PHY, it equals to the UTP duplex mode; When SerDes works as 1000BASE-X, it's the result of 1000BASE-X half/full priority resolution function; When SerDes works as 100BASE-FX, it equals to 1. Refer to SDS MII 0x11 bit[5:4] for SerDes' working mode.
12:11	Pause	RO	0x0	Pause to mac
10	Link status real-time	RO	0x0	1: SGMII Link up 0: SGMII link down
9	Rx_lpi_active	RO	0x0	1: the receiver is receiving LPI pattern 0: the receiver is not receiving LPI pattern
8	Duplex_error	RO	0x0	realtime duplex error
7	En_flowctrl_rx	RO	0x0	realtime en_flowctrl_rx
6	En_flowctrl_tx	RO	0x0	realtime en_flowctrl_tx
5:4	Ser_mode_cfg	RO	0x0	realtime serdes working mode, 00: SGMII MAC; 01: SGMII PHY; 10: 1000BASE-X; 11: 100BASE-FX.
3:1	Xmit	RO	0x0	realtime transmit statemachine, 001: Xmit Idle; 010: Xmit Config; 100: Xmit Data.

0	Syncstatus	RO	0x0	realtime SerDes PCS sync status 1: SerDes PCS is synchronized to COMMA 0: SerDes PCS is not synchronized to COMMA
---	------------	----	-----	---

4.5.12 100BASE-FX Cfg (0x14)

Table104. 100BASE-FX Cfg (0x14)

Bit	Symbol	Access	Default	Description
15	Force_sg_status	RW	0x0	Force sds linkup
14	Duplex_to_mac_100fx	RW	0x1	duplex setting to mac in 100BASE-FX mode
13:12	Pause_to_mac_100fx	RO	0x3	Pause setting to mac in 100BASE-FX mode
11:0	Reserved	RO	0x0	Reserved

4.5.13 Receive Err Counter (0x15)

Table105. Receive Err Counter (0x15)

Bit	Symbol	Access	Default	Description
15:0	error_counter_rx	RO SWC	0x0	This counter increase by 1 at the 1st rising of RX_ER when RX_DV is 1. The counter will hold at maximum 16'hFFFF and not roll over.

4.5.14 Extended Register's Address Offset Register (0x1E)

Table106. Extended Register's Address Offset Register (0x1E)

Bit	Symbol	Access	Default	Description
15:0	Extended Register Address Offset	RW	0x0	It's the address offset of the extended register that will be Write or Read

4.5.15 Extended Register's Data Register (0x1F)

Table107. Extended Register's Data Register (0x1F)

Bit	Symbol	Access	Default	Description
15:0	Extended Register Datas	RW	0x0	It's the data to be written to the extended register indicated by the address offset in register 0x1E, or the data read out from that extended register.

4.6 SDS EXT Register

4.6.1 Pkgen Cfg1 (EXT_0x38)

Table108. Pkgen Cfg1 (EXT_0x38)

Bit	Symbol	Access	Default	Description
15:13	Reserved	RW	0x0	Reserved
12	En_pkgen_da_sa	RW	0x0	1: set the DA/SA of the packet generated by pkg_gen in SerDes to a programmed value; For DA, if SDS EXT_0x38 bit11 is 1, the DA is set to broadcast address FF-FF-FF-FF-FF-FF; else, the DA is set to fix value, the highest 5 Bytes are 00-00-00-00-00, and the lowest 1 Byte is programmed by SDS EXT_0x3A bit[15:8]. For SA, the highest 5 Bytes are 00-00-00-00-00, and the lowest 1 Byte is programmed by SDS EXT_0x3A bit[7:0]. 0: the DA/SA is not programmed value
11	Pkgen_brdest	RW	0x0	Valid when SDS EXT_0x38 bit12 is 1. 1: set the DA to broadcast address FF-FF-FF-FF-FF-FF 0: set the DA to a fixed programmed value.
10	Pkgchk_txsrc_sel	RW	0x0	1'b1: the package checker on SerDes TX side will check the tx data generated by pkg_gen; 1'b0: the package checker on SerDes TX side will check the tx data of SerDes GMII.
9	Pkgen_en_az	RW	0x0	1: to enable send LPI pattern during the IPG of the packages sent by pkg_gen 0: do not sent LPI pattern during the IPG of the packages sent by pkg_gen
8:0	Pkgen_in_az_t	RW	0x1ff	The time how long LPI pattern is sent, unit is us.

4.6.2 Pkgen Cfg2 (EXT_0x39)

Table109. Pkgen Cfg2 (EXT_0x39)

Bit	Symbol	Access	Default	Description
15:8	Pkgen_pre_az_t	RW	0x20	The time from the end of last package to the beginning of LPI pattern, unit is us.
7:0	Pkgen_aft_az_t	RW	0x19	The time from the end of LPI pattern to the beginning of next package, unit is us.

4.6.3 Pkgen Cfg3 (EXT_0x3A)

Table110. Pkgen Cfg3 (EXT_0x3A)

Bit	Symbol	Access	Default	Description
15:8	Pkgen_da	RW	0x0	Lowest 8 bits of DA, others is zero. Refer to SDS EXT_0x38 bit[12] for detail.
7:0	Pkgen_sa	RW	0x0	Lowest 8 bits of SA, others is zero. Refer to SDS EXT_0x38 bit[12] for detail.

4.6.4 Pkgen Cfg3 (EXT_0x3B)

Table111. Pkgen Cfg3 (EXT_0x3B)

Bit	Symbol	Access	Default	Description
15:8	Reserved	RO	0x0	Reserved
7:0	Pkg_data_fix	RW	0x0	Lowest 8 bits of SA, others is zero. Refer to SDS EXT_0x38 bit[12] for detail.

4.6.5 Pkg Cfg0 (EXT_0x1A0)

Table112. Pkg Cfg0 (EXT_0x1A0)

Bit	Symbol	Access	Default	Description
15	Pkg_chk_en	RW	0x0	1: to enable SerDes RX/TX package checker. RX checker checks the SerDes GMII RX data; TX checker checks the SerDes GMII TX data. 0: to disable the package checker.
14	Pkg_en_gate	RW	0x1	1: to enable gate all the clocks to package self-test module when bit15 pkg_chk_en is 0, bit13 bp_pkg_gen is 1 and bit12 pkg_gen_en is 0; 0: not gate the clocks.
13	Bp_pkg_gen	RW	0x1	1: normal mode, to send GMII TX data from upstream MAC; 0: test mode, to send out the GMII data generated by pkg_gen module.
12	Pkg_gen_en	RW SC	0x0	1: to enable pkg_gen generating GMII packages. But, the data will only be sent to transceiver when Bit13 bp_pkg_gen is 1'b0. If pkg_burst_size is 0, continuous packages will be generated and will be stopped only when pkg_gen_en is set to 0;

				Otherwise, after the expected packages are generated, pkg_gen will stop, pkg_gen_en will be self-cleared.
11:8	Pkg_prm_lth	RW	0x8	The preamble length of the generated packages, in Byte unit. Pkg_gen function only support ≥ 2 Byte preamble length. Values smaller than 2 will be ignored by the pkg_gen module.
7:4	Pkg_ipg_lth	RW	0xd	The IPG of the generated packages, in Byte unit. Pkg_gen function only support ≥ 2 Byte preamble length. Values smaller than 2 will be ignored by the pkg_gen module.
3	Reserved	RW	0x0	Reserved
2	Pkg_corrupt_crc	RW	0x0	1: to make pkg_gen to send out CRC error packages.
1:0	Pkg_payload	RW	0x0	Control the payload of the generated packages. 00: increased Byte payload; 01: random payload; 10: fix pattern 0x5AA55AA5... 11: fix pattern set by EXT_0x3B bit7:0..

4.6.6 Pkg Cfg1 (EXT_0x1A1)

Table113. Pkg Cfg1 (EXT_0x1A1)

Bit	Symbol	Access	Default	Description
15:0	Pkg_length	RW	0x40	To set the length of the generated packages.

4.6.7 Pkg Cfg2 (EXT_0x1A2)

Table114. Pkg Cfg2 (EXT_0x1A2)

Bit	Symbol	Access	Default	Description
15:0	Pkg_burst_size	RW	0x0	To set the number of packages in a burst of package generation. If this signal is 0, continuous packages will be generated.

4.6.8 Pkg Rx Valid0 (EXT_0x1A3)

Table115. Pkg Rx Valid0 (EXT_0x1A3)

Bit	Symbol	Access	Default	Description
15:0	Pkg_ib_valid_high	RO RC	0x0	Pkg_ib_valid[31:16], pkg_ib_valid is the number of RX packages from wire whose CRC are good and length are >=64Byte and <=1518Byte.

4.6.9 Pkg Rx Valid1 (EXT_0x1A4)

Table116. Pkg Rx Valid1 (EXT_0x1A4)

Bit	Symbol	Access	Default	Description
15:0	Pkg_ib_valid_low	RO RC	0x0	Pkg_ib_valid[15:0], pkg_ib_valid is the number of RX packages from wire whose CRC are good and length are >=64Byte and <=1518Byte.

4.6.10 Pkg Rx Os0 (EXT_0x1A5)

Table117. Pkg Rx Os0 (EXT_0x1A5)

Bit	Symbol	Access	Default	Description
15:0	Pkg_ib_os_good_high	RO RC	0x0	Pkg_ib_os_good[31:16], pkg_ib_os_good is the number of RX packages from wire whose CRC are good and length are >1518Byte.

4.6.11 Pkg Rx Os1 (EXT_0x1A6)

Table118. Pkg Rx Os1 (EXT_0x1A6)

Bit	Symbol	Access	Default	Description
15:0	Pkg_ib_os_good_low	RO RC	0x0	Pkg_ib_os_good[15:0], pkg_ib_os_good is the number of RX packages from wire whose CRC are good and length are >1518Byte.

4.6.12 Pkg Rx Us0 (EXT_0x1A7)

Table119. Pkg Rx Us0 (EXT_0x1A7)

Bit	Symbol	Access	Default	Description
15:0	Pkg_ib_us_good_high	RO RC	0x0	Pkg_ib_us_good[31:16], pkg_ib_us_good is the number of RX packages from wire whose CRC are good and length are <64Byte.

4.6.13 Pkg Rx Us1 (EXT_0x1A8)

Table120. Pkg Rx Us1 (EXT_0x1A8)

Bit	Symbol	Access	Default	Description
15:0	Pkg_ib_us_good_low	RO RC	0x0	Pkg_ib_us_good[15:0], pkg_ib_us_good is the number of RX packages from wire whose CRC are good and length are <64Byte.

4.6.14 Pkg Rx Err (EXT_0x1A9)

Table121. Pkg Rx Err (EXT_0x1A9)

Bit	Symbol	Access	Default	Description
15:0	Pkg_ib_err	RO RC	0x0	pkg_ib_err is the number of RX packages from wire whose CRC are wrong and length are >=64Byte, <=1518Byte.

4.6.15 Pkg Rx Os Bad (EXT_0x1AA)

Table122. Pkg Rx Os Bad (EXT_0x1AA)

Bit	Symbol	Access	Default	Description
15:0	Pkg_ib_os_bad	RO RC	0x0	pkg_ib_os_bad is the number of RX packages from wire whose CRC are wrong and length are >1518Byte.

4.6.16 Pkg Rx Fragment (EXT_0x1AB)

Table123. Pkg Rx Fragment (EXT_0x1AB)

Bit	Symbol	Access	Default	Description
15:0	Pkg_ib_frag	RO RC	0x0	pkg_ib_frag is the number of RX packages from wire whose length are <64Byte.

4.6.17 Pkg Rx Nosfd (EXT_0x1AC)

Table124. Pkg Rx Nosfd (EXT_0x1AC)

Bit	Symbol	Access	Default	Description
15:0	Pkg_ib_nosfd	RO RC	0x0	pkg_ib_nosfd is the number of RX packages from wire whose SFD is missed.

4.6.18 Pkg Tx Valid0 (EXT_0x1AD)

Table125. Pkg Tx Valid0 (EXT_0x1AD)

Bit	Symbol	Access	Default	Description
15:0	Pkg_ob_valid_high	RO RC	0x0	Pkg_ob_valid[31:16], pkg_ob_valid is the number of TX packages from GMII whose CRC are good and length are >=64Byte and <=1518Byte.

4.6.19 Pkg Tx Valid1 (EXT_0x1AE)

Table126. Pkg Tx Valid1 (EXT_0x1AE)

Bit	Symbol	Access	Default	Description
15:0	Pkg_ob_valid_low	RO RC	0x0	Pkg_ob_valid[15:0], pkg_ob_valid is the number of TX packages from GMII whose CRC are good and length are >=64Byte and <=1518Byte.

4.6.20 Pkg Tx Os0 (EXT_0x1AF)

Table127. Pkg Tx Os0 (EXT_0x1AF)

Bit	Symbol	Access	Default	Description
31:0	Pkg_ob_os_good_high	RO RC	0x0	Pkg_ob_os_good[31:0], pkg_ob_os_good is the number of TX packages from GMII whose CRC are good and length are >1518Byte.

4.6.21 Pkg Tx Os1 (EXT_0x1B0)

Table128. Pkg Tx Os1 (EXT_0x1B0)

Bit	Symbol	Access	Default	Description
15:0	Pkg_ob_os_good_low	RO RC	0x0	Pkg_ob_os_good[15:0], pkg_ob_os_good is the number of TX packages from GMII

				whose CRC are good and length are >1518Byte.
--	--	--	--	--

4.6.22 Pkg Tx Us0 (EXT_0x1B1)

Table129. Pkg Tx Us0 (EXT_0x1B1)

Bit	Symbol	Access	Default	Description
1 5:0	Pkg_ob_us_good_hig h	RO RC	0x 0	Pkg_ob_us_good[31:0], pkg_ob_us_good is the number of TX packages from GMII whose CRC are good and length are <64Byte.

4.6.23 Pkg Tx Us1 (EXT_0x1B2)

Table130. Pkg Tx Us1 (EXT_0x1B2)

Bit	Symbol	Access	Default	Description
1 5:0	Pkg_ob_us_good_low	RO RC	0x 0	Pkg_ob_us_good[15:0], pkg_ob_us_good is the number of TX packages from GMII whose CRC are good and length are <64Byte.

4.6.24 Pkg Tx Err (EXT_0x1B3)

Table131. Pkg Tx Err (EXT_0x1B3)

Bit	Symbol	Access	Default	Description
1 5:0	Pkg_ob_err	RO RC	0x 0	pkg_ob_err is the number of TX packages from GMII whose CRC are wrong and length are >=64Byte, <=1518Byte.

4.6.25 Pkg Tx Os Bad (EXT_0x1B4)

Table132. Pkg Tx Os Bad (EXT_0x1B4)

Bit	Symbol	Access	Default	Description
1 5:0	Pkg_ob_os_bad	RO RC	0x 0	pkg_ob_os_bad is the number of TX packages from GMII whose CRC are wrong and length are >1518Byte.

4.6.26 Pkg Tx Fragment (EXT_0x1B5)

Table133. Pkg Tx Fragment (EXT_0x1B5)

Bit	Symbol	Access	Default	Description
1 5:0	Pkg_ob_frag	RO RC	0x 0	pkg_ob_frag is the number of TX packages from GMII whose length are <64Byte.

4.6.27 Pkg Tx Nosfd (EXT_0x1B6)

Table134. Pkg Tx Nosfd (EXT_0x1B6)

Bit	Symbol	Access	Default	Description
1 5:0	Pkg_ob_nosfd	RO RC	0x 0	pkg_ob_nosfd is the number of TX packages from GMII whose SFD is missed.


5 Environment

Table135. Environment

Attribute	Value
Moisture Sensitivity	Level 3
RoHS	RoHS2.0

6 Dimensions

6.1 QFN48 Dimensions



Dimension	Min.	Typ.	Max.
A	6.00 BSC		
B	6.00 BSC		
C	0.80	0.85	0.90
C1	--	--	0.05
C2	0.203REF		
E	4.10	4.30	4.50
G	4.10	4.30	4.50
F	0.40BSC		
F1	0.30	0.40	0.50
F2	0.15	0.20	0.25

(Unit: mm)

Figure 10. QFN-48 Dimension