

DC6M50xX6 family

6 MHz, 500 mA, ultra small DC-to-DC buck converter
Rev. 1 — 13 February 2013 Product

Product data sheet

Product profile 1.

1.1 General description

The DC6M50xX6 family consists of highly efficient 6 MHz, 500 mA step-down DC-to-DC converters. The devices convert input voltages between 2.3 V and 5.5 V to fixed output voltages of 1.2 V, 1.5 V or 1.8 V.

The devices of DC6M50xX6 family are optimized for battery-driven applications. Their high efficiency of up to 95 % enables an extended battery life in all portable designs. Buck operation at a switching frequency of 6 MHz allows using only a small low-cost 470 nH coil and two capacitors. Besides working with standard chip inductors, the DC6M50xX6 family devices also support Printed-Circuit Board (PCB) coils and air coils.

Product versions with and without automatic mode selection between Pulse Frequency Modulation (PFM) and Pulse Width Modulation (PWM) are available. Optionally the devices can be switched to forced PWM mode.

1.2 Features and benefits

- Efficiency up to 95 %
- Extremely low output ripple in PWM and PFM mode
- ±2 % total DC output voltage accuracy
- Soft start function for limiting inrush current
- Short circuit and over-temperature protection
- Enable input operates with an active HIGH or with a clock signal
- Optional power good indicator output (XSHUTDOWN version)
- Wafer-Level Chip-Size Package (WLCSP) with 0.4 mm pitch

1.3 Applications

- Smartphones
- Mobile handsets
- Digital Still Cameras (DSC)
- Tablet PCs
- Mobile Internet Devices (MID)
- Portable Media Players (PMP)

1.4 Quick reference data

- $I_0 = 500 \text{ mA (max)}$
- $V_0 = 1.2 \text{ V}, 1.5 \text{ V or } 1.8 \text{ V}$
- Supply current I_{CC} = 0.2 μA in standby mode
- Switching frequency f_{clk(PWM)} = 6 MHz
- $V_1 = 2.3 \text{ V to } 5.5 \text{ V}$



2. Pinning information




Table 1. Pin description

| | | · |
|----------|-----|--------------------------------------|
| Symbol | Pin | Description |
| MODE [1] | A1 | voltage select/mode select/XSHUTDOWN |
| IN | A2 | supply input voltage |
| SW | B1 | output voltage switch regulator |
| EN | B2 | enable |
| FB | C1 | control feedback |
| GND | C2 | ground |

[1] Mode function depends on the chosen version of the buck converter as listed in Table 3.

3. Ordering information

DC6M50xX6 family is available with different modes or output voltages and can be supplied upon request and acceptance from NXP Semiconductors. For more details, see Section 19.

Table 2. Ordering information

| Type number | Package | | |
|------------------|---------|--|---------|
| | Name | Description | Version |
| DC6M50xX6 family | WLCSP6 | wafer-level chip-size package; 6 bumps (3 × 2) [1] | - |

^[1] Size $1.36 \times 0.96 \times 0.47 \text{ mm}$

3.1 Ordering options

Table 3. Ordering options for DC6M501X6 and DC6M503X6 [1]

| Type number | Mode option | Nominal output voltage (V _{O(nom)}) |
|---------------|---|--|
| DC6M501X6/12S | select automatic PWM/PFM or forced PWM mode | 1.2 V |
| DC6M501X6/15S | select automatic PWM/PFM or forced PWM mode | 1.5 V |
| DC6M501X6/18S | select automatic PWM/PFM or forced PWM mode | 1.8 V |
| DC6M503X6/12A | power good (XSHUTDOWN) output; automatic PWM/PFM mode | 1.2 V |
| DC6M503X6/15A | power good (XSHUTDOWN) output; automatic PWM/PFM mode | 1.5 V |
| DC6M503X6/18A | power good (XSHUTDOWN) output; automatic PWM/PFM mode | 1.8 V |


^[1] For detail information about options see Section 5, about functional selection see Section 5.6.

Table 4. Ordering options for DC6M502X6 [1]


| Type number | Mode option | Nominal output | voltage (V _{O(nom)}) |
|-----------------|---|----------------|--------------------------------|
| | | MODE = LOW | MODE = HIGH |
| DC6M502X6/1215A | output voltage select; automatic PWM/PFM mode | 1.2 V | 1.5 V |
| DC6M502X6/1218A | output voltage select; automatic PWM/PFM mode | 1.2 V | 1.8 V |
| DC6M502X6/1518A | output voltage select; automatic PWM/PFM mode | 1.5 V | 1.8 V |
| DC6M502X6/1215F | output voltage select; forced PWM mode | 1.2 V | 1.5 V |
| DC6M502X6/1218F | output voltage select; forced PWM mode | 1.2 V | 1.8 V |
| DC6M502X6/1518F | output voltage select; forced PWM mode | 1.5 V | 1.8 V |

^[1] For detail information about options see Section 5, about functional selection see Section 5.6.

3.1.1 Naming convention




4. Block diagram



5. Functional description

The step-down converter (Figure 4) generates a regulated constant output voltage behind an externally connected coil at pin SW. For this operation only the inductor and two filter capacitors are required. No additional flyback diode is needed. Place the pick-off pin for FB behind the inductor to sense the output voltage.



The step-down converter starts a switching cycle with an active P-channel MOS (PMOS) which allows rising the output voltage until a defined value is reached. Then the feedback circuit turns off the PMOS switch and turns on the N-channel MOS (NMOS) as active rectification.

The step-down converter (Figure 3) consists of an integrated oscillator. It runs at high frequency to compare the return path and to control the PWM/PFM logic block and the break-before-make circuit of the integrated NMOS and PMOS transistor. This allows reaching constant output voltage with high efficiency and low output ripple.

5.1 Automatic PWM/PFM mode

Battery-driven applications need power-saving options. Therefore the DC-to-DC converter provides a current-sensing circuit which detects the output current. If the current is below a certain threshold, the system switches to PFM mode. In this operation, the converter uses less current and saves battery operation time. This automode can be switched off to the forced PFM mode (see Section 5.6).

5.2 Inrush current limiter (soft start)

The DC6M50xX6 family has an integrated soft start function to limit the maximum inrush current and to reduce an input voltage dip. Therefore the system has a turn-on procedure which starts up step-by-step over 300 μ s and limits the inrush current via a duty cycle control up to the maximum current capability.

5.3 Thermal protection

The DC6M50xX6 family products have an integrated thermal protection. The protection circuit senses the internal temperature of the chip and switches off the integrated PMOS power switch transistor when a defined maximum temperature is reached. After the temperature returns to a safe value, the system restarts with a soft start.

5.4 Short-circuit and overcurrent protection

The short-circuit and overcurrent protection senses the current through the integrated PMOS high-side driver. If the diagnostic circuit detects an overcurrent, the system switches off the PMOS to break the current flow.

5.5 Enable (EN)

All products have an enable pin EN which enables the device by a constant logic HIGH signal but also by applying an alternating (clock) signal to the enable pin. All devices start with a soft start (Section 5.2).

If EN is forced to a LOW level, the system is in Power-down mode. Then the input current is negligible and the output voltage sets to LOW via a resistor.

It is possible to enable all DC6M50xX6 family products by applying a clock signal which is used to enable other parts of a certain circuit such as camera modules based on the Standard Mobile Imaging Architecture (SMIA) specification. The required signal frequency has to be in the range of 5 MHz to 27 MHz with a duty cycle between 40 % and 60 %.

Table 5. Function selection

| EN logic level | Description |
|----------------------|-------------|
| HIGH or clock signal | operation |
| LOW | shut down |

5.6 Function selection (MODE)

Depending on the product version, three different operation modes are available for the MODE pin.

5.6.1 Automatic PWM/PFM and forced PWM mode

The default operation mode is the automatic selection mode. This mode switches the device between PWM and PFM to reduce power consumption as described in Section 5.1.

The automatic mode of DC6M501X6 can be switched off to use only the PWM mode. DC6M502X6 does not have this option but is available with fix mode (automatic or forced PWM).

Table 6. Function selection DC6M501X6

| MODE logic level | Description |
|------------------|------------------------|
| LOW | automatic PWM/PFM mode |
| HIGH | forced PWM mode |

5.6.2 Output voltage select

DC6M502X6 offers the option to select the output voltage V_O depending on the logic level applied to the MODE pin. Depending on the logic input level either the LOW or the HIGH output voltage is selected. Table 7 illustrates this behavior.

Table 7. Output voltage selection DC6M502X6

| MODE logic level | Output voltage |
|------------------|----------------|
| LOW | low voltage |
| HIGH | high voltage |

The MODE input pin has no default level. To prevent undefined states, it has to be applied with a clear LOW or HIGH level.

5.6.3 Power good output (XSHUTDOWN)

DC6M503X6 has an XSHUTDOWN or power good output. This function is often used when the converter is turned on by a clock signal (CLK) available at pin MODE.

The basic timing is depicted in <u>Figure 5</u> and <u>Table 8</u> where EXTCLK is the clock signal at the enable input and V_O the DC-to-DC converter output voltage. The XSHUTDOWN is the power good signal and has the same signal output level as V_O .




Table 8. Timing XSHUTDOWN

| Symbol | Description | Min | Max | Unit |
|--------|--|-----|------|------|
| T1 | EXTCLK active - V _O rising | 10 | 100 | μS |
| T2 | V _O settled - XSHUTDOWN rising | 0 | 100 | μS |
| Т3 | V_O down time; $C_{o(ext)} = 10 \text{ pF}$; load current $I_L = 20 \text{ mA}$ | 0 | 1000 | μS |
| T4 | EXTCLK inactive - XSHUTDOWN down | 0 | 100 | μS |
| T5 | V _O rising time (no-load) | 30 | 200 | μS |
| - | | | | |

6. Limiting values

Table 9. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------------|---------------------------------|----------------------------------|------|------|------|
| V_{IN} | voltage on pin IN | 4 ms transient | -0.5 | +6.0 | V |
| VI | input voltage | on pins EN, MODE, FB | -0.5 | +5.5 | V |
| Vo | output voltage | on pin SW | -0.5 | +5.5 | V |
| P _{tot} | total power dissipation | | - | 800 | mW |
| T _{stg} | storage temperature | | -55 | +150 | °C |
| Tj | junction temperature | | -30 | +125 | °C |
| T _{amb} | ambient temperature | | -40 | +85 | °C |
| V _{ESD} | electrostatic discharge voltage | human body model (JESD22-001) | -2 | +2 | kV |
| | | machine model (JESD22-A115) | -200 | +200 | V |

7. Recommended operating conditions

Table 10. Operating conditions

At recommended operating conditions; $T_{amb} = 25$ °C; voltages are referenced to GND (0 V); unless otherwise specified.

| Symbol | Parameter | Conditions | | Min | Тур | Max | Unit |
|---------------------|-----------------------------|----------------------|------------|------|------|-----------------------|------|
| V_{IN} | voltage on pin IN | | | 2.3 | - | 5.5 | V |
| V _I | input voltage | on pins EN, MODE, FB | | -0.5 | - | V _{IN} + 0.3 | V |
| I _O | output current | | | 0 | - | 500 | mA |
| $C_{i(ext)}$ | external input capacitance | | [1] | 2.2 | 4.7 | - | μF |
| C _{o(ext)} | external output capacitance | | [1] | 2.2 | 4.7 | - | μF |
| $L_{o(ext)}$ | external output inductance | | <u>[1]</u> | - | 0.47 | - | μН |

^[1] See Section 10 "Application information".

8. Static characteristics

Table 11. Characteristics

At recommended input voltages and $T_{amb} = -40$ °C to +85 °C; voltages are referenced to GND (ground = 0 V); unless otherwise specified.

| Input voltage | Symbol | Parameter | Conditions | | Min | Тур | Max | Unit |
|--|-----------------------------|------------------------------------|-------------------------------|------------|--------------------|--------------|----------------------|------|
| | Input voltag | e and input current | | | | | | |
| | V _I | input voltage | V _O = 1.2 V | | 2.3 | - | 5.5 | V |
| | | | V _O = 1.5 V | | 2.3 | - | 5.5 | V |
| | | | V _O = 1.8 V | | 2.8 | - | 5.5 | V |
| Co = 0 A Display Co Display Displ | I _{CC} | supply current | | | - | 8 | - | mA |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | . • | | - | 180 | - | μΑ |
| $V_{O} \qquad \text{output voltage} \qquad \qquad I_{O} \geq 15 \text{mA} \qquad \qquad III \qquad 0.98 \times \\ V_{O(nom)} \qquad $ | | | disabled | | - | 0.2 | - | μΑ |
| $ \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$ | Output volta | age and output current | | | | | | |
| $I_{O(max)} \text{maximum output current} \qquad \qquad 500 - \text{mA}$ $V_{O(ripple)(p-p)} \text{peak-to-peak ripple output voltage} \begin{array}{c} 0 \text{ mA} < I_O < 100 \text{ mA}; \\ V_I = V_{O(nom)} + 1.2 \text{ V} \end{array} \qquad \begin{array}{c} 11 \\ - & - & 10 \\ 10 \\ \text{mV} \end{array} \qquad \begin{array}{c} \text{mV} \\ \text{MV} \end{array}$ $V_{O(ripple)(p-p)} \text{peak-to-peak ripple output voltage} \begin{array}{c} 0 \text{ mA} < I_O < 100 \text{ mA}; \\ V_I = V_{O(nom)} + 1.2 \text{ V} \end{array} \qquad \begin{array}{c} 11 \\ \text{loo mA} < I_O < 500 \text{ mA}; \\ V_I = V_{O(nom)} + 1.2 \text{ V} \end{array} \qquad \begin{array}{c} 11 \\ \text{loo mA} < I_O < 500 \text{ mA}; \\ V_I = V_{O(nom)} + 1.2 \text{ V} \end{array} \qquad \begin{array}{c} - & 0.03 \\ \text{mV} $ | V _O | output voltage | $I_O \ge 15 \text{ mA}$ | [1] | | $V_{O(nom)}$ | | V |
| $\begin{array}{c} V_{O(ripple)(p-p)} \\ V_{O(ripple)(p-p)} \\ V_{O(ripple)(p-p)} \\ \end{array} \begin{array}{c} peak-to-peak \ ripple \ output \ voltage \\ V_{I} = V_{O(nom)} + 1.2 \ V \\ \hline 100 \ mA < I_{O} < 500 \ mA; \\ V_{I} = V_{O(nom)} + 1.2 \ V \\ \hline \end{array} \begin{array}{c} 11 \\ - \\ \hline \end{array} \begin{array}{c} - \\ \hline \end{array} \begin{array}{c} 15 \\ \hline \end{array} \begin{array}{c} mV \\ \hline \end{array} \\ \end{array} \begin{array}{c} V_{I} = V_{O(nom)} + 1.2 \ V \\ \hline \end{array} \begin{array}{c} 11 \\ \hline \end{array} \begin{array}{c} - \\ \hline \end{array} \begin{array}{c} - \\ \hline \end{array} \begin{array}{c} 15 \\ \hline \end{array} \begin{array}{c} mV \\ \hline \end{array} \\ \end{array} \begin{array}{c} V_{I} = V_{O(nom)} + 1.2 \ V \\ \hline \end{array} \begin{array}{c} V_{I} = V_{O(nom)} + 1.2 \ V \\ \hline \end{array} \begin{array}{c} - \\ \hline \end{array} \begin{array}{c} - \\ \hline \end{array} \begin{array}{c} 0.03 \\ \hline \end{array} \begin{array}{c} - \\ \hline \end{array} \begin{array}{c} - \\ \hline \end{array} \begin{array}{c} W_{I} \\ \hline \end{array} \begin{array}{c} W_{I} \\ \hline \end{array} \begin{array}{c} - \\ \hline \end{array} \begin{array}{c} - \\ \hline \end{array} \begin{array}{c} W_{I} \\ \hline \end{array} \begin{array}{c} - \\ \hline \end{array} \begin{array}{c} W_{I} \\ \hline \end{array} \begin{array}{c} - \\ \hline \end{array} \begin{array}{c} - \\ \hline \end{array} \begin{array}{c} W_{I} \\ \hline \end{array} \begin{array}{c} - \\ \hline \end{array} \begin{array}{c} - \\ \hline \end{array} \begin{array}{c} W_{I} \\ \hline \end{array} \begin{array}{c} - \\ \hline \end{array} \begin{array}{c} - \\ \hline \end{array} \begin{array}{c} - \\ \hline \end{array} \begin{array}{c} W_{I} \\ \hline \end{array} \begin{array}{c} - \\ \end{array} \begin{array}{c} - \\ \hline \end{array} \begin{array}{c} - \\ \end{array} \begin{array}{c} - \\ \hline $ | | | | [1] | 0.98 × | $V_{O(nom)}$ | | V |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | I _{O(max)} | maximum output current | | | 500 | - | - | mΑ |
| $V_{l} = V_{O(nom)} + 1.2 \text{ V}$ $\Delta V_{O}/\Delta V_{l} \text{output voltage variation as a function of input voltage variation} 2.3 \text{ V} < V_{l} < 5.5 \text{ V}; \\ l = 200 \text{ mA} - 0.03 - \%/V$ $\Delta V_{O}/\Delta V_{l} \text{output voltage variation as a function of load current variation} 0 \text{ A} < I_{O} < 500 \text{ mA} - 0.003 - \%/mA$ $\Delta V_{O}/\Delta I_{L} \text{output voltage variation as a function of load current variation} 0 \text{ A} < I_{O} < 500 \text{ mA} - 0.003 - \%/mA$ $Pin EN$ $V_{lH} HIGH-level input voltage 1 - - V$ $V_{lL} LOW-level input voltage - - 0.4 V$ $I_{lH} HIGH-level input current V_{lH} = 1.2 \text{ V} - - 1 \mu A$ $Pin MODE$ $V_{lH} HIGH-level input voltage 1 - - V$ $V_{lL} LOW-level input voltage 1 - - V$ $V_{lL} LOW-level input voltage - - 0.4 V$ $V_{lL} LOW-level input voltage - - 1 \mu A$ $V_{OH} HIGH-level input current V_{lH} = 1.2 \text{ V} - - 1 \mu A$ $V_{OH} HIGH-level output voltage - - 1 \mu A$ $V_{OH} HIGH-level output voltage - - 1 \mu A$ $V_{OH} HIGH-level output voltage - - 0.3 V$ $V_{OL} LOW-level output voltage - - 0.3 V$ $Clock frequency and duty cycle$ $f_{GK(PWM)} PWM clock frequency - 5.4 6.0 6.6 MHz$ | $V_{o(ripple)(p-p)}$ | peak-to-peak ripple output voltage | | <u>[1]</u> | - | - | 10 | mV |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | | | | [1] | - | 7 | 15 | mV |
| | Line regulati | on | | | | | | |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | $\Delta V_{O}/\Delta V_{I}$ | | | | - | 0.03 | - | %/V |
| Fin EN Vih HIGH-level input voltage 1 0.4 V Ilh HIGH-level input current Vih = 1.2 V 1 Pin MODE VIL LOW-level input current Vih = 1.2 V 1 Pin MODE Vih HIGH-level input voltage 1 V Vih HIGH-level input voltage 1 V Vih HIGH-level input voltage 1 V Vih LOW-level input voltage 0.4 V Ilh HIGH-level input current Vih = 1.2 V 1 VOH HIGH-level input current Vih = 1.2 V 1 VOH HIGH-level output voltage 2 0.9 × VOH 1.1 × VOH 1 | Load regulat | ion | | | | | | |
| V_{IH} HIGH-level input voltage 1 V V V I L LOW-level input voltage 0.4 V V I I HIGH-level input current $V_{IH} = 1.2 \text{ V}$ 1 1 μA P P I MODE V I HIGH-level input voltage 1 V V V I L LOW-level input voltage 1 0.4 V V I I HIGH-level input voltage 1 1 0.4 V V V I I HIGH-level input current V I HIGH-level input current V I HIGH-level output voltage 1 0.9 × V V O V V V V V V V V V V V V V V V V | $\Delta V_{O}/\Delta I_{L}$ | | 0 A < I _O < 500 mA | | - | 0.003 | - | %/mA |
| V_{IL} LOW-level input voltage 0.4 V II _{IH} HIGH-level input current $V_{IH} = 1.2 \text{ V}$ 1 μA Pin MODE V_{IH} HIGH-level input voltage 1 V V V V 0.4 V II _{IH} LOW-level input voltage 0.4 V V V V V V V V V V V V V V V V V V V | Pin EN | | | | | | | |
| I_{IH} HIGH-level input current $V_{IH} = 1.2 \text{ V}$ 1 μA Pin MODE V_{IH} HIGH-level input voltage 1 V V V _{IL} LOW-level input voltage 0.4 V V I _{IH} HIGH-level input current $V_{IH} = 1.2 \text{ V}$ 1 μA V VOH HIGH-level output voltage 2 0.9 × V _O - 1.1 × V _O V V _{OL} LOW-level output voltage 2 -0.1 - 0.3 V Clock frequency and duty cycle $I_{Clk(PWM)}$ PWM clock frequency I_{Cl | V _{IH} | HIGH-level input voltage | | | 1 | - | - | V |
| Pin MODE V_{IH} HIGH-level input voltage 1 - - V V_{IL} LOW-level input voltage - - 0.4 V I_{IH} HIGH-level input current $V_{IH} = 1.2 \text{ V}$ - - 1 μ A V_{OH} HIGH-level output voltage [2] $0.9 \times V_O$ - 1.1 × V_O V V_{OL} LOW-level output voltage [2] -0.1 - 0.3 V Clock frequency and duty cycle $f_{clk(PWM)}$ PWM clock frequency 5.4 6.0 6.6 MHz | V_{IL} | LOW-level input voltage | | | - | - | 0.4 | V |
| V_{IH} HIGH-level input voltage 1 V V V_{IL} LOW-level input voltage 0.4 V V_{IH} HIGH-level input current $V_{IH} = 1.2 \text{ V}$ 1 1 μA V V_{OH} HIGH-level output voltage 2 0.9 × V_{O} - 1.1 × V_{O} V V_{OL} LOW-level output voltage 2 -0.1 - 0.3 V Clock frequency and duty cycle V_{OL} PWM clock frequency V_{OL} 5.4 6.0 6.6 MHz | I _{IH} | HIGH-level input current | V _{IH} = 1.2 V | | - | - | 1 | μΑ |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | Pin MODE | | | | | | | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | V _{IH} | HIGH-level input voltage | | | 1 | - | - | V |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | LOW-level input voltage | | | - | - | 0.4 | V |
| V _{OL} LOW-level output voltage 2 -0.1 - 0.3 V Clock frequency and duty cycle f _{clk(PWM)} PWM clock frequency 5.4 6.0 6.6 MHz | I _{IH} | HIGH-level input current | V _{IH} = 1.2 V | | - | - | 1 | μΑ |
| Clock frequency and duty cycle f _{clk(PWM)} PWM clock frequency 5.4 6.0 6.6 MHz | V _{OH} | HIGH-level output voltage | | [2] | $0.9 \times V_{O}$ | - | 1.1 × V _O | V |
| f _{clk(PWM)} PWM clock frequency 5.4 6.0 6.6 MHz | V _{OL} | LOW-level output voltage | | [2] | -0.1 | - | 0.3 | V |
| | Clock frequ | ency and duty cycle | | | | | | |
| f _{clk(PFM)} PFM clock frequency 0 - 6.6 MHz | f _{clk(PWM)} | PWM clock frequency | | | 5.4 | 6.0 | 6.6 | MHz |
| | f _{clk(PFM)} | PFM clock frequency | | | 0 | - | 6.6 | MHz |

Table 11. Characteristics ... continued


At recommended input voltages and $T_{amb} = -40 \, ^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$; voltages are referenced to GND (ground = 0 V); unless otherwise specified.


| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------------------------|-----------------------------------|--|-----|------|-----|------|
| δ | duty cycle | forced PWM mode | 2 | - | 92 | % |
| | | automatic forced PWM/PFM mode | 0 | - | 92 | % |
| Overtempe | rature and overcurrent protection | | | | | |
| T _{sd} | shutdown temperature | | - | 150 | - | °C |
| T _{sd(hys)} | shutdown temperature hysteresis | | - | 40 | - | °K |
| I_{Olim} | output current limit | | 1.0 | 1.3 | - | Α |
| I _{inrush(lim)} | inrush current limit | | - | 0.3 | - | А |
| Switches | | | | | | |
| R _{DSon} | drain-source on-state resistance | P-channel FET; V _{DS} = 3.6 V | - | 0.15 | - | Ω |
| | | N-channel FET; V _{DS} = 3.6 V | - | 0.3 | - | Ω |
| I _{leak} | leakage current | V _{DS} = 5 V | - | - | 1 | μΑ |

^[1] $V_{O(nom)} = nominal output voltage (device specific).$

Dynamic characteristics 9.

9.1 Efficiency







DC6M50xX6/12x: Efficiency as a function of

Only for product versions with power good output (DC6M503X6).


9.2 Output voltage ripple




9.3 Output voltage variation




9.4 Line transient response




9.5 Load transient response





9.6 Start-up/enable


The start-up sequence is described by time-dependent current and voltage behavior.



10. Application information

10.1

The DC-to-DC converter requires an external coil and two decoupling capacitors.



Recommended inductors

Table 12. Recommended inductors (Figure 16)

| Manufacture | Series | Dimensions (mm) |
|-------------|---------------|--|
| MURATA | LQM21PN1R0NGR | $2.0\times1.2\times1.0$ maximum height |
| | LQM21PNR54MG0 | $2.0 \times 1.2 \times 1.0$ maximum height |
| | LQM21PNR47MC0 | $2.0\times1.2\times0.55$ maximum height |
| | LQM21PN1R0MC0 | $2.0\times1.2\times0.55$ maximum height |
| FDK | MIPSZ2012DOR5 | $2.0 \times 1.2 \times 1.0$ maximum height |
| | MIPS2012D1R0 | $2.0 \times 1.2 \times 1.0$ maximum height |

10.2 Input capacitor

To eliminate unwanted voltage transients at the input, place an input decoupling capacitor of more than 2.2 μ F as close as possible to the input pin. Use therefore a capacitor with a low Equivalent Series Resistance (ESR).

10.3 Output capacitor

Use a suppressor capacitor of more that 2.2 μ F for the output (<u>Figure 16</u>). Because of the narrow spread, high temperature stability and low ESR at high frequencies use the dielectric X7R or X5R.

11. Marking




Table 13. Marking codes

| Drawing reference | Marking code | Product version |
|-------------------|---------------------------------|--|
| A | 4 | DC6M501X6 |
| | 5 | DC6M50 2 X6 |
| | 6 | DC6M50 3 X6 |
| В | A | DC6M50xX6\ 12 x (V _O = 1.2 V) |
| | D | DC6M50xX6\15x ($V_O = 1.5 V$) |
| | G | DC6M50xX6\ 18 x (V _O = 1.8 V) |
| | AD | DC6M502X6\ 1215 x (V _O = 1.2 V or 1.5 V) |
| | AG | DC6M502X6\ 1218 x (V _O = 1.2 V or 1.8 V) |
| | DG | DC6M502X6\ 1518 x (V _O = 1.5 V or 1.8 V) |
| С | A | DC6M502X6/xxxxA, DC6M503X6/xxA |
| | F | DC6M502X6/xxxxF |
| | S | DC6M501X6/xx S |
| YYYY | part of lot ID for traceability | - |

12. Package outline




Fig 18. Package outline WLCSP6

Table 14. Dimensions of WLCSP6 (Figure 18)

| Symbol | Min | Тур | Max | Unit |
|--------|------|------|------|------|
| D | 1.31 | 1.36 | 1.41 | mm |
| Е | 0.91 | 0.96 | 1.01 | mm |
| A | 0.44 | 0.47 | 0.50 | mm |
| A1 | 0.18 | 0.20 | 0.22 | mm |
| A2 | 0.25 | 0.27 | 0.29 | mm |
| е | 0.35 | 0.40 | 0.45 | mm |
| e1 | 0.70 | 0.80 | 0.90 | mm |
| b | 0.21 | 0.26 | 0.31 | mm |

13. Soldering




Table 15. Dimensions of soldering footprint WLCSP6 (Figure 19)

| Symbol | Min | Тур | Max | Unit |
|--------|------|-------|------|------|
| D | 0.91 | 0.96 | 1.01 | mm |
| E | 1.31 | 1.36 | 1.41 | mm |
| С | - | 0.25 | - | mm |
| е | - | 0.4 | - | mm |
| f | - | 0.325 | - | mm |

14. Soldering of WLCSP packages

14.1 Introduction to soldering WLCSP packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering WLCSP (Wafer Level Chip-Size Packages) can be found in application note AN10439 "Wafer Level Chip Scale Package" and in application note AN10365 "Surface mount reflow soldering description".

Wave soldering is not suitable for this package.

All NXP WLCSP packages are lead-free.

14.2 Board mounting

Board mounting of a WLCSP requires several steps:

1. Solder paste printing on the PCB

DC6M50XX6_FAM

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved

- 2. Component placement with a pick and place machine
- 3. The reflow soldering itself

14.3 Reflow soldering

Key characteristics in reflow soldering are:


- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 20</u>) than a PbSn process, thus reducing the process window
- Solder paste printing issues, such as smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature), and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic) while being low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 16.

Table 16. Lead-free process (from J-STD-020C)

| Package thickness (mm) | Package reflow temperature (°C) | | | |
|------------------------|---------------------------------|-------------|--------|--|
| | Volume (mm³) | | | |
| | < 350 | 350 to 2000 | > 2000 | |
| < 1.6 | 260 | 260 | 260 | |
| 1.6 to 2.5 | 260 | 250 | 245 | |
| > 2.5 | 250 | 245 | 245 | |

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see <u>Figure 20</u>.



For further information on temperature profiles, refer to application note *AN10365* "Surface mount reflow soldering description".

14.3.1 Stand off

The stand off between the substrate and the chip is determined by:

- The amount of printed solder on the substrate
- The size of the solder land on the substrate
- The bump height on the chip

The higher the stand off, the better the stresses are released due to TEC (Thermal Expansion Coefficient) differences between substrate and chip.

14.3.2 Quality of solder joint

A flip-chip joint is considered to be a good joint when the entire solder land has been wetted by the solder from the bump. The surface of the joint should be smooth and the shape symmetrical. The soldered joints on a chip should be uniform. Voids in the bumps after reflow can occur during the reflow process in bumps with high ratio of bump diameter to bump height, i.e. low bumps with large diameter. No failures have been found to be related to these voids. Solder joint inspection after reflow can be done with X-ray to monitor defects such as bridging, open circuits and voids.

14.3.3 Rework

In general, rework is not recommended. By rework we mean the process of removing the chip from the substrate and replacing it with a new chip. If a chip is removed from the substrate, most solder balls of the chip will be damaged. In that case it is recommended not to re-use the chip again.

Device removal can be done when the substrate is heated until it is certain that all solder joints are molten. The chip can then be carefully removed from the substrate without damaging the tracks and solder lands on the substrate. Removing the device must be done using plastic tweezers, because metal tweezers can damage the silicon. The surface of the substrate should be carefully cleaned and all solder and flux residues and/or underfill removed. When a new chip is placed on the substrate, use the flux process instead of solder on the solder lands. Apply flux on the bumps at the chip side as well as on the solder pads on the substrate. Place and align the new chip while viewing with a microscope. To reflow the solder, use the solder profile shown in application note AN10365 "Surface mount reflow soldering description".

14.3.4 Cleaning

Cleaning can be done after reflow soldering.

15. Mounting

15.1 PCB design guidelines

It is recommended, for optimum performance, to use a Non-Solder Mask Defined (NSMD), also known as a copper-defined design, incorporating laser-drilled micro-vias connecting the ground pads to a buried ground-plane layer. This results in the lowest possible ground inductance and provides the best high frequency and ElectroStatic Discharge (ESD) performance. Refer to Table 17 for the recommended PCB design parameters.

Table 17. Recommended PCB design parameters

| | · |
|-------------------------------|------------------------|
| Parameter | Value or specification |
| PCB pad diameter | 250 μm |
| Micro-via diameter | 100 μm (0.004 inch) |
| Solder mask aperture diameter | 325 μm |
| Copper thickness | 20 μm to 40 μm |
| Copper finish | AuNi or OSP |
| PCB material | FR4 |

15.2 PCB assembly guidelines for Pb-free soldering

Table 18. Assembly recommendations

| Parameter | Value or specification |
|---------------------------------|--|
| Solder screen aperture diameter | 250 μm |
| Solder screen thickness | 100 μm (0.004 inch) |
| Solder paste: Pb-free | SnAg (3 % to 4 %); Cu (0.5 % to 0.9 %) |
| Solder to flux ratio | 50 : 50 |
| Solder reflow profile | see Figure 21 |




Table 19. Characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------------------|-------------------------------|-----------------------------|-----|-----|-----|------|
| $T_{reflow(peak)}$ | peak reflow temperature | | 230 | - | 260 | °C |
| t ₁ | time 1 | soak time | 60 | - | 180 | S |
| t ₂ | time 2 | time during T \geq 250 °C | - | - | 30 | S |
| t ₃ | time 3 | time during T \geq 230 °C | 10 | - | 50 | S |
| t ₄ | time 4 | time during T > 217 °C | 30 | - | 150 | S |
| t ₅ | time 5 | | - | - | 540 | S |
| dT/dt | rate of change of temperature | cooling rate | - | - | -6 | °C/s |
| | | preheat | 2.5 | - | 4.0 | °C/s |

16. References

- [1] IEC60134 Rating systems for electronic tubes and valves and analogous semiconductor devices
- [2] IEC61340-3-1 Method for simulation of electrostatic effects Human body model (HBM) electrostatic discharge test waveforms
- [3] **JESD22-A115C** Electrostatic discharge (ESD) Sensitivity Testing Machine Model (MM)
- [4] NX2-00001 NXP Semiconductors Quality and Reliability Specification
- [5] AN10365 NXP Semiconductors application note "Surface mount reflow soldering description"

DC6M50xX6 family

6 MHz, 500 mA, ultra small DC-to-DC buck converter

17. Revision history

Table 20. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes |
|-------------------|--------------|--------------------|---------------|------------|
| DC6M50XX6_FAM v.1 | 20130213 | Product data sheet | - | - |

18. Legal information

18.1 Data sheet status

| Document status[1][2] | Product status[3] | Definition |
|--------------------------------|-------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

18.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

18.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

DC6M50XX6_FAM

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

DC6M50xX6 family

6 MHz, 500 mA, ultra small DC-to-DC buck converter

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

19. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

20. Contents

| 1 | Product profile | 1 |
|--------|---|---|
| 1.1 | General description | 1 |
| 1.2 | | 1 |
| 1.3 | Applications | |
| 1.4 | | 1 |
| 2 | Pinning information | 1 |
| 3 | Ordering information | 1 |
| 3.1 | | 1 |
| 3.1.1 | | 1 |
| 4 | • | 1 |
| 5 | | 1 |
| 5.1 | | 1 |
| 5.2 | | 2 |
| 5.3 | Thermal protection | _ |
| 5.4 | Short-circuit and overcurrent protection 6 | |
| 5.5 | Enable (EN) 6 | |
| 5.6 | Function selection (MODE) | |
| 5.6.1 | Automatic PWM/PFM and forced PWM mode . 6 | |
| 5.6.2 | Output voltage select | |
| 5.6.3 | Power good output (XSHUTDOWN) 7 | |
| _ | | |
| 6 | | |
| 7 | Recommended operating conditions 8 | |
| 8 | Static characteristics9 | |
| 9 | Dynamic characteristics 10 | |
| 9.1 | Efficiency | |
| 9.2 | Output voltage ripple | |
| 9.3 | Output voltage variation | |
| 9.4 | Line transient response | |
| 9.5 | Load transient response | |
| 9.6 | Start-up/enable | |
| 10 | Application information | |
| 10.1 | Recommended inductors | |
| 10.2 | Input capacitor | |
| 10.3 | Output capacitor | |
| 11 | Marking 15 | |
| 12 | Package outline | |
| 13 | Soldering | |
| 14 | Soldering of WLCSP packages 17 | |
| 14.1 | Introduction to soldering WLCSP packages 17 | |
| 14.2 | Board mounting | |
| 14.3 | Reflow soldering | |
| 14.3.1 | Stand off | |
| 14.3.2 | Quality of solder joint | |
| 14.3.3 | Rework | |
| 14.3.4 | Cleaning | |

| ວ | Mounting | 20 |
|-----|--|----------|
| 5.1 | PCB design guidelines | 20 |
| 5.2 | PCB assembly guidelines for Pb-free soldering 20 |] |
| 6 | References | 21 |
| 7 | Revision history | 22 |
| 8 | Legal information | 23 |
| 8.1 | Data sheet status | 23 |
| 8.2 | Definitions | 23 |
| 8.3 | Disclaimers | 23 |
| 8.4 | Trademarks | 24 |
| 9 | Contact information | 24 |
| 0 | Contents | 25 |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.