


AMI5HG 0.5 micron CMOS Gate Array

Description

DF021 is a static, master-slave D flip-flop. SET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table	Pin Loading																												
	<table border="1"> <thead> <tr> <th>SN</th> <th>D</th> <th>C</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>↑</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>↑</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>L</td> <td>NC</td> </tr> </tbody> </table> <p>NC = No Change</p>	SN	D	C	Q	L	X	X	H	H	L	↑	L	H	H	↑	H	H	X	L	NC	<table border="1"> <thead> <tr> <th></th> <th>Equiva- lent Load</th> </tr> </thead> <tbody> <tr> <td>D</td> <td>1.0</td> </tr> <tr> <td>C</td> <td>1.0</td> </tr> <tr> <td>SN</td> <td>2.1</td> </tr> </tbody> </table>		Equiva- lent Load	D	1.0	C	1.0	SN	2.1
SN	D	C	Q																											
L	X	X	H																											
H	L	↑	L																											
H	H	↑	H																											
H	X	L	NC																											
	Equiva- lent Load																													
D	1.0																													
C	1.0																													
SN	2.1																													

Core Logic

Equivalent Gates 7.0

HDL Syntax

Verilog.....DF021 *inst_name* (Q, C, D, SN);
 VHDL.....*inst_name*: DF021 port map (Q, C, D, SN);

Size And Power Characteristics

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	TBD	nA
EQL _{pd}	14.5	Eq-load

See page 2-15 for power equation.

Propagation Delays

Conditions: T_J = 25°C, V_{DD} = 5.0V, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	2	5	8	10 (max)
C		Q	t _{PLH}	0.66	0.69	0.79	0.87	0.92
			t _{PHL}	0.61	0.65	0.80	0.96	1.08
SN		Q	t _{PLH}	0.14	0.17	0.27	0.36	0.40

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

AMI5HG 0.5 micron CMOS Gate Array

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Value
Min C Width	High	t_w	0.66
Min C Width	Low	t_w	0.76
Min SN Width	Low	t_w	0.60
Min D Setup		t_{su}	0.48
Min D Hold		t_h	0.17
Min SN Setup		t_{su}	0.19
Min SN Hold		t_h	0.50

Core Logic

Logic Schematic

