


AMI5HG 0.5 micron CMOS Gate Array

Description

DF031 is a static, master-slave D flip-flop. SET and RESET are asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table	Pin Loading																																													
	<table border="1"> <thead> <tr> <th>SN</th> <th>RN</th> <th>D</th> <th>C</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>X</td> <td>X</td> <td>IL</td> </tr> <tr> <td>L</td> <td>H</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> <td>↑</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> <td>↑</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>X</td> <td>L</td> <td>NC</td> </tr> </tbody> </table> <p>NC = No Change IL = Illegal</p>	SN	RN	D	C	Q	L	L	X	X	IL	L	H	X	X	H	H	L	X	X	L	H	H	L	↑	L	H	H	H	↑	H	H	H	X	L	NC	<table border="1"> <thead> <tr> <th></th> <th>Equivalent Load</th> </tr> </thead> <tbody> <tr> <td>D</td> <td>1.0</td> </tr> <tr> <td>C</td> <td>1.0</td> </tr> <tr> <td>SN</td> <td>2.1</td> </tr> <tr> <td>RN</td> <td>2.2</td> </tr> </tbody> </table>		Equivalent Load	D	1.0	C	1.0	SN	2.1	RN	2.2
SN	RN	D	C	Q																																											
L	L	X	X	IL																																											
L	H	X	X	H																																											
H	L	X	X	L																																											
H	H	L	↑	L																																											
H	H	H	↑	H																																											
H	H	X	L	NC																																											
	Equivalent Load																																														
D	1.0																																														
C	1.0																																														
SN	2.1																																														
RN	2.2																																														

Core Logic

Equivalent Gates 9.0

HDL Syntax

Verilog DF031 *inst_name* (Q, D, RN, SN);

VHDL *inst_name*: DF031 port map (Q, D, RN, SN);

Size And Power Characteristics

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	TBD	nA
EQL _{pd}	18.9	Eq-load

See page 2-15 for power equation.

Propagation Delays

Conditions: T_J = 25°C, V_{DD} = 5.0V, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	2	5	8	10 (max)
C		Q	t _{PLH}	0.65	0.68	0.77	0.86	0.92
			t _{PHL}	0.63	0.68	0.84	1.00	1.09
RN		Q	t _{PHL}	0.79	0.84	1.00	1.16	1.27
SN		Q	t _{PLH}	0.14	0.18	0.29	0.39	0.45

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

AMI5HG 0.5 micron CMOS Gate Array

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns)	To	Parameter	Value
Min C Width		High	t_w	0.65
Min C Width		Low	t_w	0.76
Min RN Width		Low	t_w	0.78
Min SN Width		Low	t_w	0.73
Min D Setup			t_{su}	0.49
Min D Hold			t_h	0.16
Min RN Setup			t_{su}	0.36
Min RN Hold			t_h	0.32
Min SN Setup			t_{su}	0.22
Min SN Hold			t_h	0.48

Core Logic

Logic Schematic

RN

SN

