

DF11x



AMI5HG 0.5 micron CMOS Gate Array

Description

DF11x is a family of static, master-slave D flip-flops. RESET is asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol	Truth Table																									
	<table border="1"><thead><tr><th>RN</th><th>D</th><th>C</th><th>Q</th><th>QN</th></tr></thead><tbody><tr><td>L</td><td>X</td><td>X</td><td>L</td><td>H</td></tr><tr><td>H</td><td>L</td><td>↑</td><td>L</td><td>H</td></tr><tr><td>H</td><td>H</td><td>↑</td><td>H</td><td>L</td></tr><tr><td>H</td><td>X</td><td>L</td><td>NC</td><td>NC</td></tr></tbody></table> <p>NC = No Change</p>	RN	D	C	Q	QN	L	X	X	L	H	H	L	↑	L	H	H	H	↑	H	L	H	X	L	NC	NC
RN	D	C	Q	QN																						
L	X	X	L	H																						
H	L	↑	L	H																						
H	H	↑	H	L																						
H	X	L	NC	NC																						

HDL Syntax

Verilog.....DF11x *inst_name* (Q, QN, C, D, RN);
VHDL.....inst_DF11x : DF11x port map (Q, QN, C, D, RN);

Pin Loading

Pin Name	Equivalent Loads			
	DF111	DF112	DF114	DF116
D	1.0	1.0	1.0	1.0
C	1.0	1.0	1.0	1.0
RN	1.0	1.0	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
DF111	9.0	TBD	21.1
DF112	10.0	TBD	24.4
DF114	14.0	TBD	37.0
DF116	16.0	TBD	43.5

a. See page 2-15 for power equation.

AMI5HG 0.5 micron CMOS Gate Array
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	4	8	13	17 (max)
DF111	From: C	t_{PLH}	0.69	0.80	0.92	1.06	1.16
	To: Q	t_{PHL}	0.60	0.74	0.89	1.05	1.18
	From: C	t_{PLH}	0.76	0.86	0.97	1.10	1.19
	To: QN	t_{PHL}	0.99	1.11	1.24	1.40	1.51
	From: RN	t_{PHL}	0.81	0.95	1.09	1.25	1.36
DF112	From: RN	t_{PLH}	0.42	0.52	0.64	0.78	0.89
	Number of Equivalent Loads		1	8	15	22	30 (max)
	From: C	t_{PLH}	0.72	0.85	0.95	1.05	1.15
	To: Q	t_{PHL}	0.64	0.82	0.96	1.07	1.19
	From: C	t_{PLH}	0.88	0.99	1.08	1.16	1.25
DF114	To: QN	t_{PHL}	1.11	1.25	1.37	1.48	1.60
	From: RN	t_{PHL}	0.89	1.08	1.21	1.31	1.42
	To: QN	t_{PLH}	0.44	0.56	0.66	0.75	0.87
	Number of Equivalent Loads		1	14	28	42	56 (max)
	From: C	t_{PLH}	0.69	0.85	0.96	1.04	1.11
DF116	To: Q	t_{PHL}	0.62	0.81	0.94	1.05	1.16
	From: C	t_{PLH}	0.82	0.90	0.99	1.09	1.20
	To: QN	t_{PHL}	1.11	1.22	1.33	1.44	1.54
	From: RN	t_{PHL}	1.19	1.31	1.46	1.62	1.78
	To: QN	t_{PLH}	0.46	0.55	0.66	0.75	0.86
DF116	Number of Equivalent Loads		1	21	42	62	83 (max)
	From: C	t_{PLH}	0.75	0.87	0.99	1.08	1.18
	To: Q	t_{PHL}	0.65	0.85	1.01	1.13	1.23
	From: C	t_{PLH}	0.99	1.06	1.14	1.21	1.28
	To: QN	t_{PHL}	1.22	1.37	1.49	1.59	1.69
	From: RN	t_{PHL}	1.33	1.58	1.75	1.86	1.96
	To: QN	t_{PLH}	0.51	0.60	0.69	0.78	0.88

AMI5HG 0.5 micron CMOS Gate Array

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	To	Parameter	Cell			
			DF111	DF112	DF114	DF116
Min C Width	High	t_w	0.78	0.90	0.89	1.01
Min C Width	Low	t_w	0.71	0.71	0.79	0.79
Min RN Width		t_w	0.54	0.54	0.63	0.63
Min D Setup		t_{su}	0.43	0.43	0.47	0.47
Min D Hold		t_h	0.17	0.17	0.19	0.19
Min RN Setup		t_{su}	0.36	0.36	0.44	0.44
Min RN Hold		t_h	0.34	0.34	0.36	0.37

Logic Schematic

