


AMI5HG 0.5 micron CMOS Gate Array

Description

DF211 is a static, master-slave, multiplexed scan D flip-flop. RESET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table	Pin Loading																																																						
	<table border="1"> <thead> <tr> <th>C</th> <th>D</th> <th>RN</th> <th>SD</th> <th>SE</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>↑</td> <td>H</td> <td>H</td> <td>X</td> <td>L</td> <td>H</td> </tr> <tr> <td>↑</td> <td>L</td> <td>H</td> <td>X</td> <td>L</td> <td>L</td> </tr> <tr> <td>↑</td> <td>X</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> </tr> <tr> <td>↑</td> <td>X</td> <td>H</td> <td>L</td> <td>H</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>L</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>L</td> <td>X</td> <td>H</td> <td>X</td> <td>X</td> <td>NC</td> </tr> </tbody> </table> <p>NC = No Change</p>	C	D	RN	SD	SE	Q	↑	H	H	X	L	H	↑	L	H	X	L	L	↑	X	H	H	H	H	↑	X	H	L	H	L	X	X	L	X	X	L	L	X	H	X	X	NC	<table border="1"> <thead> <tr> <th></th> <th>Equiva- lent Load</th> </tr> </thead> <tbody> <tr> <td>C</td> <td>1.0</td> </tr> <tr> <td>D</td> <td>1.0</td> </tr> <tr> <td>RN</td> <td>1.0</td> </tr> <tr> <td>SD</td> <td>1.0</td> </tr> <tr> <td>SE</td> <td>2.1</td> </tr> </tbody> </table>		Equiva- lent Load	C	1.0	D	1.0	RN	1.0	SD	1.0	SE	2.1
	C	D	RN	SD	SE	Q																																																		
	↑	H	H	X	L	H																																																		
	↑	L	H	X	L	L																																																		
	↑	X	H	H	H	H																																																		
	↑	X	H	L	H	L																																																		
	X	X	L	X	X	L																																																		
L	X	H	X	X	NC																																																			
	Equiva- lent Load																																																							
C	1.0																																																							
D	1.0																																																							
RN	1.0																																																							
SD	1.0																																																							
SE	2.1																																																							

Core Logic

Equivalent Gates 11.0

HDL Syntax

Verilog DF211 *inst_name* (Q, C, D, RN, SD, SE);

VHDL *inst_name*: DF211 port map (Q, C, D, RN, SD, SE);

Size And Power Characteristics

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	TBD	nA
EQL _{pd}	22.3	Eq-load

See page 2-15 for power equation.

Propagation Delays

Conditions: T_J = 25°C, V_{DD} = 5.0V, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	2	5	8	10 (max)
C		Q	t _{PLH}	0.74	0.79	0.94	1.10	1.21
			t _{PHL}	0.58	0.63	0.74	0.82	0.87
RN		Q	t _{PHL}	0.32	0.36	0.46	0.55	0.60

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

AMI5HG 0.5 micron CMOS Gate Array

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Value
Min C Width	High	t_w	0.74
Min C Width	Low	t_w	0.85
Min RN Width	Low	t_w	0.53
Min D Setup		t_{su}	0.69
Min D Hold		t_h	0.17
Min SD Setup		t_{su}	0.69
Min SD Hold		t_h	0.17
Min SE Setup		t_{su}	0.84
Min SE Hold		t_h	0.17
Min RN Setup		t_{su}	0.37
Min RN Hold		t_h	0.33

Core Logic

Logic Schematic

