


AMI5HG 0.5 micron CMOS Gate Array

Description

DF221 is a static, master-slave, multiplexed scan D flip-flop. SET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table	Pin Loading																																											
			Equivalent Load																																										
	<table border="1"> <thead> <tr> <th>C</th> <th>D</th> <th>SD</th> <th>SE</th> <th>SN</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>↑</td> <td>H</td> <td>X</td> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>↑</td> <td>L</td> <td>X</td> <td>L</td> <td>H</td> <td>L</td> </tr> <tr> <td>↑</td> <td>X</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> </tr> <tr> <td>↑</td> <td>X</td> <td>L</td> <td>H</td> <td>H</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>H</td> </tr> <tr> <td>L</td> <td>X</td> <td>X</td> <td>X</td> <td>H</td> <td>NC</td> </tr> </tbody> </table> <p style="text-align: center;">NC = No Change</p>	C	D	SD	SE	SN	Q	↑	H	X	L	H	H	↑	L	X	L	H	L	↑	X	H	H	H	H	↑	X	L	H	H	L	X	X	X	X	L	H	L	X	X	X	H	NC		
	C	D	SD	SE	SN	Q																																							
	↑	H	X	L	H	H																																							
	↑	L	X	L	H	L																																							
	↑	X	H	H	H	H																																							
	↑	X	L	H	H	L																																							
	X	X	X	X	L	H																																							
L	X	X	X	H	NC																																								
		C	1.0																																										
		D	1.0																																										
		SD	1.0																																										
		SE	2.1																																										
		SN	2.1																																										

Core Logic

Equivalent Gates 11.0

HDL Syntax

Verilog DF221 *inst_name* (Q, C, D, SD, SE, SN);
 VHDL..... *inst_name*: DF221 port map (Q, C, D, SD, SE, SN);

Size And Power Characteristics

Parameter	Value	Units
Static I _{DD} (T _J = 85°C)	TBD	nA
EQL _{pd}	19.5	Eq-load

See page 2-15 for power equation.

Propagation Delays

Conditions: T_J = 25°C, V_{DD} = 5.0V, Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	2	5	8	10 (max)
C		Q	t _{PLH}	0.67	0.70	0.79	0.88	0.95
			t _{PHL}	0.64	0.69	0.85	1.00	1.10
SN		Q	t _{PLH}	0.15	0.18	0.27	0.35	0.41

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

AMI5HG 0.5 micron CMOS Gate Array

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Value
Min C Width	High	t_w	0.67
Min C Width	Low	t_w	0.95
Min SN Width	Low	t_w	0.40
Min D Setup		t_{su}	0.79
Min D Hold		t_h	0.17
Min SD Setup		t_{su}	0.79
Min SD Hold		t_h	0.17
Min SE Setup		t_{su}	0.95
Min SE Hold		t_h	0.17
Min SN Setup		t_{su}	0.21
Min SN Hold		t_h	0.48

Core Logic

Logic Schematic

