


## AMI5HG 0.5 micron CMOS Gate Array

### Description

DF40x is a family of static, master-slave, multiplexed scan D flip-flops. SET is asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol	Truth Table																																																	
	<table border="1"> <thead> <tr> <th>C</th> <th>D</th> <th>SD</th> <th>SE</th> <th>SN</th> <th>Q</th> <th>QN</th> </tr> </thead> <tbody> <tr> <td>↑</td> <td>H</td> <td>X</td> <td>L</td> <td>H</td> <td>H</td> <td>L</td> </tr> <tr> <td>↑</td> <td>L</td> <td>X</td> <td>L</td> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>↑</td> <td>X</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>L</td> </tr> <tr> <td>↑</td> <td>X</td> <td>L</td> <td>H</td> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>H</td> <td>L</td> </tr> <tr> <td>L</td> <td>X</td> <td>X</td> <td>X</td> <td>H</td> <td>NC</td> <td>NC</td> </tr> </tbody> </table> <p style="text-align: center;">NC = No Change</p>	C	D	SD	SE	SN	Q	QN	↑	H	X	L	H	H	L	↑	L	X	L	H	L	H	↑	X	H	H	H	H	L	↑	X	L	H	H	L	H	X	X	X	X	L	H	L	L	X	X	X	H	NC	NC
	C	D	SD	SE	SN	Q	QN																																											
	↑	H	X	L	H	H	L																																											
	↑	L	X	L	H	L	H																																											
	↑	X	H	H	H	H	L																																											
	↑	X	L	H	H	L	H																																											
	X	X	X	X	L	H	L																																											
L	X	X	X	H	NC	NC																																												

Core Logic

### HDL Syntax

Verilog ..... DF40x *inst\_name* (Q, QN, C, D, SD, SE, SN);

VHDL ..... *inst\_name*: DF40x port map (Q, QN, C, D, SD, SE, SN);

### Pin Loading

Pin Name	Equivalent Loads			
	DF401	DF402	DF404	DF406
C	1.0	1.0	1.0	1.0
D	1.0	1.0	1.0	1.0
SD	1.0	1.0	1.0	1.0
SE	2.1	2.1	2.2	2.2
SN	2.1	2.1	3.1	3.1

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static I <sub>DD</sub> (T <sub>J</sub> = 85°C) (nA)	EQL <sub>pd</sub> (Eq-load)
DF401	11.0	TBD	22.8
DF402	12.0	TBD	26.1
DF404	15.0	TBD	37.3
DF406	18.0	TBD	44.2

## AMI5HG 0.5 micron CMOS Gate Array

a. See page 2-15 for power equation.

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

		Number of Equivalent Loads		1	4	8	13	17 (max)
Core Logic	DF401	From: C	$t_{PLH}$	0.70	0.80	0.92	1.07	1.18
		To: Q	$t_{PHL}$	0.58	0.73	0.89	1.06	1.19
		From: C	$t_{PLH}$	0.87	0.97	1.09	1.22	1.33
		To: QN	$t_{PHL}$	0.90	1.00	1.13	1.27	1.40
		From: SN	$t_{PLH}$	0.60	0.70	0.82	0.97	1.08
		To: QN	$t_{PHL}$	0.30	0.42	0.55	0.70	0.82
DF402	Number of Equivalent Loads			1	8	15	22	30 (max)
	From: C	$t_{PLH}$	0.72	0.85	0.97	1.07	1.18	
	To: Q	$t_{PHL}$	0.64	0.83	0.97	1.08	1.21	
	From: C	$t_{PLH}$	1.05	1.13	1.23	1.32	1.42	
	To: QN	$t_{PHL}$	1.01	1.12	1.22	1.33	1.45	
		From: SN	$t_{PLH}$	0.67	0.78	0.88	0.98	1.08
		To: Q						
		From: S	$t_{PHL}$	0.33	0.47	0.58	0.68	0.80
		To: QN						
DF404	Number of Equivalent Loads			1	14	28	42	56 (max)
	From: C	$t_{PLH}$	0.76	0.88	0.98	1.07	1.17	
	To: Q	$t_{PHL}$	0.60	0.79	0.92	1.04	1.14	
	From: C	$t_{PLH}$	0.99	1.09	1.18	1.27	1.35	
	To: QN	$t_{PHL}$	0.96	1.09	1.20	1.28	1.37	
		From: SN	$t_{PLH}$	0.83	0.94	1.06	1.18	1.28
		To: Q						
		From: SN	$t_{PHL}$	0.29	0.43	0.53	0.62	0.71
		To: QN						

## AMI5HG 0.5 micron CMOS Gate Array

DF406	Number of Equivalent Loads		1	21	42	62	83 (max)
	From: C To: Q	$t_{PLH}$ $t_{PHL}$	0.79 0.68	0.91 0.88	1.02 1.02	1.11 1.13	1.21 1.24
	From: C To: QN	$t_{PLH}$ $t_{PHL}$	1.16 1.06	1.28 1.19	1.37 1.30	1.44 1.39	1.51 1.47
	From: SN To: Q	$t_{PLH}$	1.00	1.12	1.24	1.33	1.43
	From: SN To: QN	$t_{PHL}$	0.31	0.46	0.57	0.67	0.76

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

### Timing Constraints

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	Delay (ns) To	Parameter	Cell			
			DF401	DF402	DF404	DF406
Min C Width	High	$t_w$	0.73	0.86	0.84	1.00
Min C Width	Low	$t_w$	0.95	0.95	1.00	1.00
Min SN Width	Low	$t_w$	0.44	0.52	0.64	0.76
Min D Setup		$t_{su}$	0.79	0.79	0.80	0.80
Min D Hold		$t_h$	0.17	0.17	0.19	0.19
Min SD Setup		$t_{su}$	0.79	0.79	0.80	0.80
Min SD Hold		$t_h$	0.17	0.17	0.19	0.19
Min SE Setup		$t_{su}$	0.95	0.95	0.95	0.95
Min SE Hold		$t_h$	0.17	0.17	0.19	0.19
Min SN Setup		$t_{su}$	0.21	0.21	0.24	0.24
Min SN Hold		$t_h$	0.48	0.48	0.54	0.54

## AMI5HG 0.5 micron CMOS Gate Array

### Logic Schematic

SN  $\rightarrow$

Core Logic

