


## AMI5HG 0.5 micron CMOS Gate Array

### Description

DF41x is a family of static, master-slave, multiplexed scan D flip-flops. RESET is asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol	Truth Table																																																	
 <p>The logic symbol for the DF41x flip-flop shows a rectangular block with inputs D, C, SD, and SE on the left side. The output Q is on the top right, and the complementary output <math>\bar{Q}</math> is on the bottom right. A reset input R is shown at the bottom with a bubble, indicating it is active low.</p>	<table border="1"> <thead> <tr> <th>C</th> <th>D</th> <th>RN</th> <th>SD</th> <th>SE</th> <th>Q</th> <th>QN</th> </tr> </thead> <tbody> <tr> <td>↑</td> <td>H</td> <td>H</td> <td>X</td> <td>L</td> <td>H</td> <td>L</td> </tr> <tr> <td>↑</td> <td>L</td> <td>H</td> <td>X</td> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>↑</td> <td>X</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>L</td> </tr> <tr> <td>↑</td> <td>X</td> <td>H</td> <td>L</td> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>L</td> <td>X</td> <td>X</td> <td>L</td> <td>H</td> </tr> <tr> <td>L</td> <td>X</td> <td>H</td> <td>X</td> <td>X</td> <td>NC</td> <td>NC</td> </tr> </tbody> </table> <p>NC = No Change</p>	C	D	RN	SD	SE	Q	QN	↑	H	H	X	L	H	L	↑	L	H	X	L	L	H	↑	X	H	H	H	H	L	↑	X	H	L	H	L	H	X	X	L	X	X	L	H	L	X	H	X	X	NC	NC
	C	D	RN	SD	SE	Q	QN																																											
	↑	H	H	X	L	H	L																																											
	↑	L	H	X	L	L	H																																											
	↑	X	H	H	H	H	L																																											
	↑	X	H	L	H	L	H																																											
	X	X	L	X	X	L	H																																											
L	X	H	X	X	NC	NC																																												

Core Logic

### HDL Syntax

Verilog ..... DF41x *inst\_name* (Q, QN, C, D, RN, SD, SE);

VHDL ..... *inst\_name*: DF41x port map (Q, QN, C, D, RN, SD, SE);

### Pin Loading

Pin Name	Equivalent Loads			
	DF411	DF412	DF414	DF416
C	1.0	1.0	1.0	1.0
D	1.0	1.0	1.0	1.0
RN	1.0	1.0	1.0	1.0
SD	1.0	1.0	1.0	1.0
SE	2.1	2.1	2.2	2.2

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static I <sub>DD</sub> (T <sub>J</sub> = 85°C) (nA)	EQL <sub>pd</sub> (Eq-load)
DF411	12.0	TBD	25.6
DF412	13.0	TBD	28.8
DF414	17.0	TBD	34.8
DF416	19.0	TBD	47.6

## AMI5HG 0.5 micron CMOS Gate Array

a. See page 2-15 for power equation.

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	4	8	13	17 (max)
	DF411	From: C	$t_{PLH}$	0.70	0.80	0.92	1.06
To: Q		$t_{PHL}$	0.62	0.76	0.92	1.08	1.20
From: C		$t_{PLH}$	0.78	0.86	0.97	1.11	1.22
To: QN		$t_{PHL}$	1.02	1.15	1.29	1.45	1.57
From: RN		$t_{PHL}$	0.84	0.98	1.13	1.29	1.41
	To: Q						
DF412	From: RN	$t_{PLH}$	0.42	0.52	0.65	0.79	0.90
	To: QN						
	Number of Equivalent Loads		1	8	15	22	30 (max)
	From: C	$t_{PLH}$	0.72	0.85	0.97	1.07	1.17
	To: Q	$t_{PHL}$	0.64	0.84	0.97	1.09	1.21
DF414	From: C	$t_{PLH}$	0.90	0.99	1.09	1.18	1.28
	To: QN	$t_{PHL}$	1.17	1.32	1.42	1.52	1.62
	From: RN	$t_{PHL}$	0.88	1.06	1.19	1.31	1.44
	To: Q						
	From: RN	$t_{PLH}$	0.44	0.56	0.66	0.76	0.87
	To: QN						
DF414	Number of Equivalent Loads		1	14	28	42	56 (max)
	From: C	$t_{PLH}$	0.73	0.80	0.90	1.01	1.14
	To: Q	$t_{PHL}$	0.60	0.80	0.94	1.05	1.15
	From: C	$t_{PLH}$	0.85	0.95	1.03	1.11	1.22
	To: QN	$t_{PHL}$	1.11	1.23	1.36	1.48	1.58
DF414	From: RN	$t_{PHL}$	1.18	1.40	1.54	1.67	1.79
	To: Q						
	From: RN	$t_{PLH}$	0.46	0.56	0.66	0.75	0.84
	To: QN						

Core Logic

## AMI5HG 0.5 micron CMOS Gate Array

DF416	Number of Equivalent Loads		1	21	42	62	83 (max)
	From: C To: Q	$t_{PLH}$ $t_{PHL}$	0.76 0.74	0.91 0.88	1.02 1.01	1.10 1.13	1.19 1.24
	From: C To: QN	$t_{PLH}$ $t_{PHL}$	0.98 1.28	1.08 1.40	1.16 1.51	1.23 1.60	1.30 1.70
	From: RN To: Q	$t_{PHL}$	1.32	1.55	1.71	1.85	1.98
	From: RN To: QN	$t_{PLH}$	0.53	0.60	0.70	0.79	0.87

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

### Timing Constraints

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	Delay (ns) To	Parameter	Cell			
			DF411	DF412	DF414	DF416
Min C Width	High	$t_w$	0.80	0.91	0.91	1.02
Min C Width	Low	$t_w$	0.85	0.85	0.90	0.90
Min RN Width	Low	$t_w$	0.53	0.53	0.62	0.62
Min D Setup		$t_{su}$	0.69	0.69	0.70	0.70
Min D Hold		$t_h$	0.17	0.17	0.19	0.19
Min SD Setup		$t_{su}$	0.69	0.69	0.70	0.70
Min SD Hold		$t_h$	0.17	0.17	0.19	0.19
Min SE Setup		$t_{su}$	0.84	0.84	0.85	0.85
Min SE Hold		$t_h$	0.17	0.17	0.19	0.19
Min RN Setup		$t_{su}$	0.37	0.37	0.43	0.43
Min RN Hold		$t_h$	0.33	0.33	0.35	0.35

Core Logic

## AMI5HG 0.5 micron CMOS Gate Array

### Logic Schematic

Core Logic

