


## N-Channel MOSFET

### Features

- Low  $R_{DS(on)}$  (0.013Ω) @  $V_{GS}=10V$
- Low Gate Charge (Typical 90nC)
- Low  $C_{RSS}$  (Typical 215pF)
- Improved dv/dt Capability
- 100% Avalanche Tested
- Maximum Junction Temperature Range



$BV_{DSS} = 75V$   
 $R_{DS(ON)} = 0.013 \text{ ohm}$   
 $I_D = 97A$

TO-3P



### General Description

This N-channel enhancement mode field-effect power transistor using D&I semiconductor's advanced planar stripe, DMOS technology intended for battery operated systems like a DC-DC converter motor control, ups, etc., Also, especially designed to minimize  $r_{ds(on)}$ , low gate charge and high rugged avalanche characteristics.

### Absolute Maximum Ratings

Symbol	Parameter	Value	Units
$V_{DSS}$	Drain to Source Voltage	75	V
$I_D$	Continuous Drain Current(@ $T_C = 25^\circ\text{C}$ )	97	A
	Continuous Drain Current(@ $T_C = 100^\circ\text{C}$ )	69	A
$I_{DM}$	Drain Current Pulsed	(Note 1)	A
$V_{GS}$	Gate to Source Voltage	$\pm 20$	V
$E_{AS}$	Single Pulsed Avalanche Energy	(Note 2)	mJ
$dv/dt$	Peak Diode Recovery $dv/dt$	(Note 3)	V/ns
$P_D$	Total Power Dissipation(@ $T_C = 25^\circ\text{C}$ )	246	W
	Derating Factor above 25 °C	1.64	W/°C
$T_{STG}, T_J$	Operating Junction Temperature & Storage Temperature	-55 ~ 175	°C
$T_L$	Maximum Lead Temperature for soldering purpose, 1/8 from Case for 5 seconds.	300	°C

### Thermal Characteristics

Symbol	Parameter	Value			Units
		Min.	Typ.	Max.	
$R_{0JC}$	Thermal Resistance, Junction-to-Case	-	-	0.61	°C/W
$R_{0CS}$	Thermal Resistance, Case to Sink	0.24	-	-	°C/W
$R_{0JA}$	Thermal Resistance, Junction-to-Ambient	-	-	40	°C/W

# DFA100N75

## Electrical Characteristics ( $T_C = 25^\circ C$ unless otherwise noted )







Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
<b>Off Characteristics</b>						
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = 250\mu A$	75	-	-	V
$\Delta BV_{DSS}/\Delta T_J$	Breakdown Voltage Temperature coefficient	$I_D = 250\mu A$ , referenced to $25^\circ C$	-	0.067	-	V/ $^\circ C$
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS} = 75V, V_{GS} = 0V$	-	-	1	$\mu A$
		$V_{DS} = 60V, T_C = 150^\circ C$	-	-	10	$\mu A$
$I_{GSS}$	Gate-Source Leakage, Forward	$V_{GS} = 20V, V_{DS} = 0V$			100	nA
	Gate-Source Leakage, Reverse	$V_{GS} = -20V, V_{DS} = 0V$	-	-	-100	nA
<b>On Characteristics</b>						
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V
$R_{DS(ON)}$	Static Drain-Source On-state Resistance	$V_{GS} = 10V, I_D = 48.5A$	-	-	0.013	$\Omega$
<b>Dynamic Characteristics</b>						
$C_{iss}$	Input Capacitance	$V_{GS} = 0V, V_{DS} = 25V, f = 1MHz$	-	3220	4050	pF
$C_{oss}$	Output Capacitance		-	1120	1450	
$C_{rss}$	Reverse Transfer Capacitance		-	210	335	
<b>Dynamic Characteristics</b>						
$t_{d(on)}$	Turn-on Delay Time	$V_{DD} = 37.5V, I_D = 48.5A, R_G = 50\Omega$ * see fig. 13. (Note 4, 5)	-	60	120	ns
$t_r$	Rise Time		-	70	160	
$t_{d(off)}$	Turn-off Delay Time		-	195	310	
$t_f$	Fall Time		-	120	260	
$Q_g$	Total Gate Charge	$V_{DS} = 60V, V_{GS} = 10V, I_D = 97A$ * see fig. 12. (Note 4, 5)	-	90	120	nC
$Q_{gs}$	Gate-Source Charge		-	27	-	
$Q_{gd}$	Gate-Drain Charge(Miller Charge)		-	36	-	

## Source-Drain Diode Ratings and Characteristics

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit.
$I_S$	Continuous Source Current	Integral Reverse p-n Junction Diode in the MOSFET	-	-	97	A
$I_{SM}$	Pulsed Source Current		-	-	388	
$V_{SD}$	Diode Forward Voltage	$I_S = 97A, V_{GS} = 0V$	-	-	1.5	V
$t_{rr}$	Reverse Recovery Time	$I_S = 97A, V_{GS} = 0V, dI_F/dt = 100A/us$	-	125	-	ns
$Q_{rr}$	Reverse Recovery Charge		-	381	-	nC

### \* NOTES


1. Repetitivity rating : pulse width limited by junction temperature
2.  $L = 150\mu H, I_{AS} = 97A, V_{DD} = 50V, R_G = 0\Omega$ , Starting  $T_J = 25^\circ C$
3.  $ISD \leq 97A, di/dt \leq 300A/us, V_{DD} \leq BV_{DSS}$ , Starting  $T_J = 25^\circ C$
4. Pulse Test : Pulse Width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$
5. Essentially independent of operating temperature.

**DFA100N75****Fig 1. On-State Characteristics****Fig 2. Transfer Characteristics****Fig 3. On Resistance Variation vs. Drain Current and Gate Voltage****Fig 5. Capacitance Characteristics****Fig 4. On State Current vs. Allowable Case Temperature****Fig 6. Gate Charge Characteristics**


# DFA100N75

---


**Fig 7. Breakdown Voltage Variation vs. Junction Temperature**




**Fig 8. On-Resistance Variation vs. Junction Temperature**




**Fig 9. Maximum Safe Operating Area**






**Fig 10. Maximum Drain Current vs. Case Temperature**



**Fig 11. Transient Thermal Response Curve**




**DFA100N75****Fig. 12. Gate Charge Test Circuit & Waveforms****Fig 13. Switching Time Test Circuit & Waveforms****Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms**

# DFA100N75

---

**Fig. 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms**



# DFA100N75

## TO-3P Package Dimension

Dimension	A	B	C	D	E	F	G	H
mm	Min	19.70	15.20	3.60	3.30	18.50	4.60	1.45
	Typ	19.90	15.50	3.80	3.50	18.70	4.80	1.50
	Max	20.10	15.80	4.00	3.70	18.90	5.00	0.60

Dimension	I	J	K	L	M	N	O	
mm	Min	1.20	15.40	1.80	2.80	0.80		
	Typ	1.40	15.60	2.00	3.00	1.00	5.45	10.90
	Max	1.60	15.80	2.20	3.20	1.20		

