


N-Channel MOSFET

Features

- High ruggedness
- $R_{DS(on)}$ (Max 1.0 Ω) @ $V_{GS}=10V$
- Gate Charge (Typical 48nC)
- Improved dv/dt Capability
- 100% Avalanche Tested



$$BV_{DSS} = 600V$$

$$R_{DS(ON)} = 1.0 \text{ ohm}$$


$$I_D = 7.4A$$

General Description

This N-channel enhancement mode field-effect power transistor using D&I semiconductor's advanced planar stripe, DMOS technology intended for off-line switch mode power supply.

Also, especially designed to minimize $r_{ds(on)}$ and high rugged avalanche characteristics.

TO-263
(D2-Pak)



Absolute Maximum Ratings

Symbol	Parameter	Value	Units
V_{DSS}	Drain to Source Voltage	600	V
I_D	Continuous Drain Current(@ $T_C = 25^\circ C$)	7.4	A
	Continuous Drain Current(@ $T_C = 100^\circ C$)	4.6	A
I_{DM}	Drain Current Pulsed (Note 1)	30	A
V_{GS}	Gate to Source Voltage	± 30	V
E_{AS}	Single Pulsed Avalanche Energy (Note 2)	560	mJ
E_{AR}	Repetitive Avalanche Energy (Note 1)	14	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)	4.5	V/ns
P_D	Total Power Dissipation(@ $T_C = 25^\circ C$)	140	W
	Derating Factor above 25 $^\circ C$	1.14	W/ $^\circ C$
T_{STG}, T_J	Operating Junction Temperature & Storage Temperature	- 55 ~ 150	$^\circ C$
T_L	Maximum Lead Temperature for soldering purpose, 1/8 from Case for 5 seconds.	300	$^\circ C$

Thermal Characteristics

Symbol	Parameter	Value			Units
		Min.	Typ.	Max.	
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	-	-	0.88	$^\circ C/W$
$R_{\theta CS}$	Thermal Resistance, Case to Sink	-	0.5	-	$^\circ C/W$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	-	-	62.5	$^\circ C/W$

DFB7N60

Electrical Characteristics (T_C = 25 °C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
Off Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0V, I _D = 250uA	600	-	-	V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature coefficient	I _D = 250uA, referenced to 25 °C	-	0.68	-	V/°C
I _{DSS}	Drain-Source Leakage Current	V _{DS} = 600V, V _{GS} = 0V	-	-	10	uA
		V _{DS} = 480V, T _C = 125 °C	-	-	100	uA
I _{GSS}	Gate-Source Leakage, Forward	V _{GS} = 30V, V _{DS} = 0V	-	-	100	nA
	Gate-source Leakage, Reverse	V _{GS} = -30V, V _{DS} = 0V	-	-	-100	nA
On Characteristics						
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250uA	2.0	-	4.0	V
R _{DS(ON)}	Static Drain-Source On-state Resistance	V _{GS} = 10 V, I _D = 4.5A	-	0.85	1	Ω
Dynamic Characteristics						
C _{iss}	Input Capacitance	V _{GS} = 0 V, V _{DS} = 25V, f = 1MHz	-	820	980	pF
C _{oss}	Output Capacitance		-	140	170	
C _{rss}	Reverse Transfer Capacitance		-	43	50	
Dynamic Characteristics						
t _{d(on)}	Turn-on Delay Time	V _{DD} = 300V, I _D = 7.4A, R _G = 25Ω * see fig. 13. (Note 4, 5)	-	32	70	ns
t _r	Rise Time		-	85	160	
t _{d(off)}	Turn-off Delay Time		-	70	145	
t _f	Fall Time		-	65	120	
Q _g	Total Gate Charge	V _{DS} = 480V, V _{GS} = 10V, I _D = 7.4A	-	48	55	nC
Q _{gs}	Gate-Source Charge		-	6.8	-	
Q _{gd}	Gate-Drain Charge(Miller Charge)		* see fig. 12. (Note 4, 5)	-	25	

Source-Drain Diode Ratings and Characteristics

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit.
I _S	Continuous Source Current	Integral Reverse p-n Junction Diode in the MOSFET	-	-	7.4	A
I _{SM}	Pulsed Source Current		-	-	30	
V _{SD}	Diode Forward Voltage	I _S = 7.4.0A, V _{GS} = 0V	-	-	1.4	V
t _{rr}	Reverse Recovery Time	I _S = 7.4A, V _{GS} = 0V, di/dt = 100A/us	-	400	-	ns
Q _{rr}	Reverse Recovery Charge		-	2.9	-	uC

* NOTES

1. Repeativity rating : pulse width limited by junction temperature
2. L = 22.3mH, I_{AS} = 7.40A, V_{DD} = 50V, R_G = 50Ω, Starting T_J = 25°C
3. I_{SD} ≤ 7.4A, di/dt ≤ 200A/us, V_{DD} ≤ BV_{DSS}, Starting T_J = 25°C
4. Pulse Test : Pulse Width ≤ 300us, Duty Cycle ≤ 2%
5. Essentially independent of operating temperature.

DFB7N60

Fig 1. On-State Characteristics




Fig 2. Transfer Characteristics




Fig 3. On Resistance Variation vs. Drain Current and Gate Voltage




Fig 4. On State Current vs. Allowable Case Temperature




Fig 5. Capacitance Characteristics





Fig 6. Gate Charge Characteristics



DFB7N60

Fig 7. Breakdown Voltage Variation vs. Junction Temperature




Fig 8. On-Resistance Variation vs. Junction Temperature




Fig 9. Maximum Safe Operating Area




Fig 10. Maximum Drain Current vs. Case Temperature





Fig 11. Transient Thermal Response Curve



DFB7N60

Fig. 12. Gate Charge Test Circuit & Waveforms




Fig 13. Switching Time Test Circuit & Waveforms






Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms




DFB7N60

Fig. 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms



DFB7N60

TO-263(D2-Pak) Package Dimension



DIMENSION	A	B	C	D	E	F	G	H	I	J	K
mm	Nih	100	120	900		40	160	40	125	190	20
	Typ	120	140	920	040	40	160	45	130	200	075
	Max	140	160	940		50	160	40	140	210	260

DIMENSION	L	M	N	O	P	Q	R	S	T	U	V
mm	Nih	045	-005	224	980				117	070	
	Typ	060	010	234	100	800	175	720	127	080	234
	Max	060	025	234	100				137	090	