

# Level Translators/Buffers

## DH0034/DH0034C high speed dual level translator

## general description

The DH0034/DH0034C is a high speed level translator suitable for interfacing to MOS or junction FET analog switches. It may also be used as a universal logic level shifter capable of accepting TTL/DTL input levels and shifting to CML, MOS, or SLT levels.


#### features


 Fast switching, t<sub>pd0</sub>: typically 15 ns; t<sub>pd1</sub>: typically 35 ns

Large output voltage range: 25VInput is TTL/DTL compatible

■ Low output leakage: typically 0.1 µA
 ■ High output currents: up to ±100 mA


## schematic and connection diagrams





Metal Can Package

TOP VIEW
Order Number DH0034H
or DH0034CH
See Package 12




**Dual-in-Line Package** 


Order Number DH0034D or DH0034CD See Package 1

## typical applications

#### 5 MHz Analog Switch



#### TTL to IBM (SLT) Logic Levels



2

# absolute maximum ratings

V<sub>CC</sub> Supply Voltage 7.0V Negative Supply Voltage -30V Positive Supply Voltage +25V Differential Supply Voltage 25V Maximum Output Current 100 mA Input Voltage +5.5V -55°C to +125°C Operating Temperature Range: DH0034 0°C to +85°C DH0034C -65°C to +150°C Storage Temperature Range Lead Temperature (Soldering, 10 sec) 300°C

## electrical characteristics (See Notes 1 & 2)

PARAMETER	CONDITIONS	DH0034			DH0034C			
		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	V <sub>CC</sub> = 4.5V V <sub>CC</sub> = 4.75V	2.0	4.1		2.0			٧
Logical "0" Input Voltage	$V_{CC} = 5.5V$ $V_{CC} = 4.75V$			0.8			0.8	٧
Logical "1" Input Current	$V_{CC} = 5.5V, V_{IN} = 2.4V$ $V_{CC} = 5.25V, V_{IN} = 2.4V$			40			40	μΑ
Logical "1" Input Current	$V_{CC} = 5.5V, V_{IN} = 5.5V$ $V_{CC} = 5.25V, V_{IN} = 5.5V$			1.0			1.0	mA
Logical "0" Input Current	$V_{CC} = 5.5V, V_{IN} = 0.4V$ $V_{CC} = 5.25V, V_{IN} = 0.4V$			1.6			1.6	mA
Power Supply Current Logic "O"	(Note 3) V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 4.5V V <sub>CC</sub> = 5.25V, V <sub>IN</sub> = 4.5V		30	38		30	38	mA
Power Supply Current Logic "1"	(Note 3) V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 0V V <sub>CC</sub> = 5.25V, V <sub>IN</sub> = 0V		37	48		37	48	mA
Logical "0" Output Voltage	V <sub>CC</sub> = 4.5V, I <sub>OUT</sub> = 100 mA V <sub>CC</sub> = 4.5V, I <sub>OUT</sub> = 50 mA			V <sup>-</sup> + .75 V <sup>-</sup> + .50		V <sup>-</sup> + .50 V <sup>-</sup> + .3	V <sup>-</sup> + .80 V <sup>-</sup> + .65	V V
Output Leakage Current	$V_{CC} = 5.5V, V_{IN} = 0.8V$ $V^{+} \cdot V^{-} = 25V$		0.1	5		0.1	5	μΑ
Transition Time to Logical "0"	$V_{CC} = 5.0V, V_3 = 0V, T_A = 25^{\circ}C$ $V^- = -25V, R_L = 510\Omega$		15	25	:	15	35	ns
Transition Time to Logical "1"	$V_{CC} = 5.0V, T_A = 25^{\circ}C$ $V^{-} = -25V, R_L = 510\Omega$		35	60		35	65	ns

Note 1: These specifications apply over the temperature range  $-55^{\circ}C$  to  $+125^{\circ}C$  for the DH0034 and 0°C to  $+85^{\circ}C$  for the DH0034C with a 510 ohm resistor connected between output and ground, and V $^{-}$  connected to -25V, unless otherwise specified.

Note 2: All typical values are for T<sub>A</sub> = 25°C.

Note 3: Current, measured is total drawn from V<sub>CC</sub> supply.

### theory of operation

When both inputs of the DH0034 are raised to logic "1", the input AND gate is turned "on" allowing Q1's emitter to become forward biased. Q1 provides a level shift and constant output current. The collector current is essentially the same as the emitter which is given by  $\frac{V_{CC} - V_{BE}}{R1}$  Approximately 7.0 mA flows out of Q1's collector.

## applications information

#### 1. Paralleling the Outputs


The outputs of the DH0034 may be paralleled to increase output drive capability or to accomplish the "wire OR". In order to prevent current hogging by one output transistor or the other, resistors of 2 ohms/100 mA value should be inserted between the emitters of the output transistors and the minus supply.

#### 2. Recommended Output Voltage Swing

The graph shows boundary conditions which govern proper operation of the DH0034. The range of operation for the negative supply is shown on the X axis and must be between -3V and -25V. The allowable range for the positive supply is governed by the value chosen for V<sup>-</sup>. V<sup>+</sup> may be selected by drawing a vertical line through the selected value for V<sup>-</sup> and terminated by the

About 2 mA of Q1's collector current is drawn off by pull down resistor, R2. The balance, 5 mA, is available as base drive to Q2 and to charge its associated Miller capacitance. The output is pulled to within a  $V_{SAT}$  of  $V^-$ . When either (or both) input to the DH0034 is lowered to logic "0," the AND gate output drops to 0.2V turning Q1 off. Deprived of base drive Q2 rapidly turns off causing the output to rise to the  $V_3$  supply voltage. Since Q2's emitter operates between 0.6V and 0.2V, the speed of the DH0034 is greatly enhanced.

boundaries of the operating region. For example, a value of  $V^-$  equal to -6V would dictate values of



 $V^{+}$  between -5V and +19V. In general, it is desirable to maintain at least 5V difference between the supplies.