Spec. No. : C304SH Issued Date : 2017.02.23 Revised Date : 2017.04.05

Page No.: 1/6

2A / 200V Switch Control Diode

DIS0220SH

Features

- High current capability
- Low profile surface mounted package in order to minimize board space
- Pb-free lead plating and halogen-free package

Mechanical data


Case: Molded plastic, JEDEC SOD-123.Epoxy: UL94-V0 rated flame retardant

•Terminals: Plated terminals, solderable per MIL-STD-202 method 208


•Polarity: Indicated by cathode band

Mounting position : AnyWeight : approx. 0.009 gram

Symbol




Outline



Ordering Information

| Device | Package | Shipping |
|------------------|---|------------------------|
| DIS0220SH-0-T1-G | SOD-123 (Pb-free lead plating and halogen-free package) | 3000 pcs / tape & reel |



Environment friendly grade: S for RoHS compliant products, G for RoHS compliant and green compound products

Packing spec, T1: 3000 pcs / tape & reel, 7" reel

Product rank, zero for no rank products

Product name



Spec. No. : C304SH Issued Date : 2017.02.23 Revised Date : 2017.04.05

Page No.: 2/6

Absolute Maximum Ratings (T_A=25°C, unless otherwise noted)

| Parameters | Conditions | Symbol | Value | Units | |
|--------------------------------------|---|---------------------|----------|-------|--|
| Repetitive peak reverse voltage | Conditions | VRRM | 200 | V | |
| RMS voltage | | Vrms | 140 | V | |
| Continuous reverse voltage | | VR | 200 | V | |
| Forward rectified current | Single phase half wave, 60Hz @T _J =25°C | I _F (AV) | 2 | A | |
| Repetitive Peak Forward Current | Single phase half wave, 60Hz @T _J =25 °C | Ifrm | 3.14 | A | |
| Forward surge current | 8.3ms single half sine-wave superimposed on rated load (JEDEC method) | I _{FSM} | 10 | A | |
| | tp≤1μs | | 15 | | |
| Maximum reverse recovery time | $I_F=1A$, $dI_F/dt=100A/\mu s$ | trr | 1.5 | μs | |
| Storage temperature range | | Tstg | -55~+150 | | |
| Operating junction temperature range | | Tj | -55~+150 | °C | |

Thermal Data

| Parameter | Symbol | Value | Unit |
|---|-------------------|-------|--------------|
| Thermal Resistance, Junction-to-case, max | RөJC | 20 | 0 <i>C/W</i> |
| Thermal Resistance, Junction-to-ambient, max (Note) | R _θ JA | 215 | °C/W |

Note: When mounted on FR-4 PCB with area measuring 10×10 mm

Characteristics (T_A=25°C, unless otherwise noted)


| Characteristic | Symbol | Condition | Min. | Тур | Max. | Unit | |
|-------------------------|------------------|---|------|------|------|------|--|
| Reverse Voltage | VR | I _R =100μA | 200 | - | - | V | |
| Forward Voltage | V _F 1 | I _F =500mA | 1.1 | | V | | |
| Forward Voltage | V _F 2 | I _F =1A | - | - | 1.2 | | |
| Payarga Laglaga Current | Ir | $V_R=180V$ | 1 | ı | 10 | | |
| Reverse Leakage Current | IR | V _R =180V, T _A =125°C | - | - | 100 | μΑ | |
| Junction Capacitance | Сл | V _R =1V, f=1MHz | - | 11.5 | - | pF | |





Spec. No. : C304SH Issued Date : 2017.02.23 Revised Date : 2017.04.05


Page No.: 3/6

Typical Characteristics










Recommended Soldering Footprint







Spec. No. : C304SH Issued Date : 2017.02.23 Revised Date : 2017.04.05

Page No.: 4/6

Reel Dimension



Carrier Tape Dimension






Spec. No. : C304SH Issued Date : 2017.02.23 Revised Date : 2017.04.05

Page No. : 5/6

Recommended wave soldering condition

| Product | Peak Temperature | Soldering Time | | |
|-----------------|------------------|-----------------|--|--|
| Pb-free devices | 260 +0/-5 °C | 5 +1/-1 seconds | | |

Recommended temperature profile for IR reflow



| Profile feature | Sn-Pb eutectic Assembly | Pb-free Assembly |
|--|-------------------------|-------------------------|
| Average ramp-up rate (Tsmax to Tp) | 3°C/second max. | 3°C/second max. |
| Preheat -Temperature Min(Ts min) -Temperature Max(Ts max) | 100°C 150°C | 150°C 200°C |
| -Time(ts min to ts max) | 60-120 seconds | 60-180 seconds |
| Time maintained above: -Temperature (T∟) - Time (t∟) | 183°C 60-150 seconds | 217°C 60-150 seconds |
| Peak Temperature(T _P) | 240 +0/-5 °C | 260 +0/-5 °C |
| Time within 5°C of actual peak temperature(tp) | 10-30 seconds | 20-40 seconds |
| Ramp down rate | 6°C/second max. | 6°C/second max. |
| Time 25 °C to peak temperature | 6 minutes max. | 8 minutes max. |

Note: 1. All temperatures refer to topside of the package, measured on the package body surface.


^{2.} For devices mounted on FR-4 PCB of 1.6mm or equivalent grade PCB. If other grade PCB is used, care should be taken to match the coefficients of thermal expansion between components and PCB. If they are not matched well, the solder joints may crack or the bodies of the parts may crack or shatter as the assembly cools.



Spec. No. : C304SH Issued Date : 2017.02.23 Revised Date : 2017.04.05

Page No.: 6/6

SOD-123 Dimension



| DIM | Inches | | Millimeters | | DIM | Inches | | Millimeters | |
|-----|--------|-------|-------------|-------|-------|--------|-------|-------------|-------|
| | Min. | Max. | Min. | Max. | ואווט | Min. | Max. | Min. | Max. |
| Α | 0.102 | 0.110 | 2.600 | 2.800 | D | 0.018 | 0.026 | 0.450 | 0.650 |
| В | 0.059 | 0.067 | 1.500 | 1.700 | Е | 0.140 | 0.152 | 3.550 | 3.850 |
| С | 0.041 | 0.049 | 1.050 | 1.250 | | | | | |

Notes: 1.Controlling dimension: millimeters.

- 2.Lead thickness specified per L/F drawing with solder plating.
- 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.