


## AMI5HG 0.5 micron CMOS Gate Array

### Description

DL00x is a family of transparent, unbuffered D latch with active low gate transparency and without SET or RESET.

Core Logic

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>GN</th> <th>D</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>NC</td> </tr> </tbody> </table> <p>NC = No Change</p>	GN	D	Q	L	L	L	L	H	H	H	X	NC
GN	D	Q											
L	L	L											
L	H	H											
H	X	NC											

### HDL Syntax

Verilog ..... DL00x *inst\_name* (Q, D, GN);

VHDL..... *inst\_name*: DL00x port map (Q, D, GN);

### Pin Loading

Pin Name	Equivalent Loads	
	DL001	DL002
D	1.0	1.0
GN	1.0	1.0

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static I <sub>DD</sub> (T <sub>J</sub> = 85°C) (nA)	EQL <sub>pd</sub> (Eq-load)
DL001	4.0	TBD	6.8
DL002	4.0	TBD	8.6

a. See page 2-15 for power equation.

## AMI5HG 0.5 micron CMOS Gate Array

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

Cell	Number of Equivalent Loads		1	4	8	13	17 (max)
	DL001	From: D	$t_{PLH}$	0.36	0.46	0.58	0.73
To: Q		$t_{PHL}$	0.44	0.56	0.69	0.85	0.97
DL001	From: GN	$t_{PLH}$	0.46	0.55	0.67	0.83	0.96
	To: Q	$t_{PHL}$	0.63	0.76	0.89	1.03	1.14
Cell	Number of Equivalent Loads		1	8	15	22	30 (max)
	DL002	From: D	$t_{PLH}$	0.39	0.51	0.62	0.71
To: Q		$t_{PHL}$	0.48	0.64	0.77	0.88	1.00
DL002	From: GN	$t_{PLH}$	0.49	0.62	0.73	0.83	0.94
	To: Q	$t_{PHL}$	0.67	0.82	0.94	1.05	1.17

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

Core Logic

### Timing Constraints

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	Delay (ns)	To	Parameter	Cell	
				DL001	DL002
Min GN Width		Low	$t_w$	0.63	0.66
Min D Setup			$t_{su}$	0.44	0.47
Min D Hold			$t_h$	0.14	0.15

### Logic Schematic

