


AMI5HG 0.5 micron CMOS Gate Array

Description

DL64x is a family of transparent, buffered D latches with active low gate transparency. RESET is active low.

Logic Symbol	Truth Table																									
	<table border="1"><thead><tr><th>RN</th><th>D</th><th>GN</th><th>Q</th><th>QN</th></tr></thead><tbody><tr><td>H</td><td>L</td><td>L</td><td>L</td><td>H</td></tr><tr><td>H</td><td>H</td><td>L</td><td>H</td><td>L</td></tr><tr><td>H</td><td>X</td><td>H</td><td>NC</td><td>NC</td></tr><tr><td>L</td><td>X</td><td>X</td><td>L</td><td>H</td></tr></tbody></table> <p>NC = No Change</p>	RN	D	GN	Q	QN	H	L	L	L	H	H	H	L	H	L	H	X	H	NC	NC	L	X	X	L	H
RN	D	GN	Q	QN																						
H	L	L	L	H																						
H	H	L	H	L																						
H	X	H	NC	NC																						
L	X	X	L	H																						

Core Logic

HDL Syntax

Verilog DL64x *inst_name* (Q, QN, D, GN);

VHDL *inst_name*: DL64x port map (Q, QN, D, GN);

Pin Loading

Pin Name	Equivalent Loads			
	DL641	DL642	DL644	DL646
D	1.0	1.0	1.0	1.0
GN	1.0	1.0	1.0	1.0
RN	1.0	1.0	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} ($T_J = 85^\circ\text{C}$) (nA)	EQL _{pd} (Eq-load)
DL641	5.0	TBD	11.3
DL642	7.0	TBD	13.4
DL644	11.0	TBD	28.8
DL646	14.0	TBD	35.7

a. See page 2-15 for power equation.

AMI5HG 0.5 micron CMOS Gate Array
Propagation Delays (ns)

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	4	8	13	17 (max)
DL641	From: D	t_{PLH}	0.55	0.68	0.81	0.98	1.10
	To: Q	t_{PHL}	0.53	0.68	0.83	1.00	1.14
	From: D	t_{PLH}	0.69	0.78	0.89	1.02	1.13
	To: QN	t_{PHL}	0.76	0.86	0.99	1.14	1.27
	From: GN	t_{PLH}	0.63	0.75	0.89	1.05	1.17
	To: Q	t_{PHL}	0.69	0.84	1.00	1.16	1.29
DL642	From: GN	t_{PLH}	0.86	0.95	1.06	1.20	1.30
	To: QN	t_{PHL}	0.82	0.92	1.06	1.22	1.35
	From: RN	t_{PLH}	0.55	0.69	0.84	0.99	1.11
	To: Q	t_{PHL}	0.42	0.56	0.70	0.86	0.99
	From: RN	t_{PLH}	0.58	0.66	0.77	0.91	1.02
	To: QN	t_{PHL}	0.78	0.89	1.01	1.17	1.29
	Number of Equivalent Loads		1	8	15	22	30 (max)
DL642	From: D	t_{PLH}	0.56	0.71	0.84	0.96	1.09
	To: Q	t_{PHL}	0.55	0.75	0.88	1.00	1.12
	From: D	t_{PLH}	0.80	0.89	0.98	1.07	1.18
	To: QN	t_{PHL}	0.85	0.98	1.08	1.18	1.29
	From: GN	t_{PLH}	0.65	0.81	0.92	1.04	1.18
	To: Q	t_{PHL}	0.71	0.90	1.03	1.15	1.27
DL642	From: GN	t_{PLH}	0.97	1.05	1.15	1.24	1.35
	To: QN	t_{PHL}	0.93	1.07	1.17	1.26	1.36
	From: RN	t_{PLH}	0.59	0.76	0.88	0.99	1.10
	To: Q	t_{PHL}	0.41	0.59	0.72	0.83	0.95
	From: RN	t_{PLH}	0.65	0.74	0.83	0.93	1.04
	To: QN	t_{PHL}	0.86	1.00	1.11	1.21	1.31

AMI5HG 0.5 micron CMOS Gate Array

Core Logic

	Number of Equivalent Loads		1	14	28	42	56 (max)
DL644	From: D	t_{PLH}	0.88	1.00	1.10	1.18	1.25
	To: Q	t_{PHL}	0.79	0.89	1.00	1.11	1.21
	From: D	t_{PLH}	0.93	0.98	1.06	1.17	1.29
	To: QN	t_{PHL}	1.02	1.15	1.25	1.34	1.42
	From: GN	t_{PLH}	0.97	1.09	1.18	1.26	1.34
	To: Q	t_{PHL}	0.97	1.12	1.21	1.29	1.36
DL646	From: GN	t_{PLH}	1.11	1.17	1.26	1.36	1.47
	To: QN	t_{PHL}	1.16	1.24	1.35	1.45	1.56
	From: RN	t_{PLH}	0.76	0.85	0.94	1.04	1.14
	To: Q	t_{PHL}	0.57	0.71	0.82	0.92	1.02
	From: RN	t_{PLH}	0.72	0.79	0.89	0.99	1.11
	To: QN	t_{PHL}	0.91	1.03	1.14	1.24	1.34
	Number of Equivalent Loads		1	14	28	42	56 (max)
DL646	From: D	t_{PLH}	0.92	1.00	1.06	1.11	1.16
	To: Q	t_{PHL}	0.77	0.89	0.98	1.05	1.12
	From: D	t_{PLH}	1.00	1.07	1.13	1.19	1.24
	To: QN	t_{PHL}	1.14	1.22	1.28	1.35	1.42
	From: GN	t_{PLH}	1.04	1.11	1.17	1.21	1.24
	To: Q	t_{PHL}	0.99	1.10	1.18	1.24	1.30
DL646	From: GN	t_{PLH}	1.19	1.27	1.32	1.37	1.42
	To: QN	t_{PHL}	1.25	1.33	1.39	1.45	1.51
	From: RN	t_{PLH}	0.79	0.87	0.94	1.00	1.05
	To: Q	t_{PHL}	0.60	0.70	0.78	0.85	0.93
	From: RN	t_{PLH}	0.82	0.86	0.92	0.98	1.05
	To: QN	t_{PHL}	1.03	1.10	1.17	1.23	1.29

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

AMI5HG 0.5 micron CMOS Gate Array
Timing Constraints

 Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	To	Parameter	Cell			
			DL641	DL642	DL644	DL646
Min GN Width	Low	t_w	0.57	0.68	0.65	0.65
Min RN Width	Low	t_w	0.45	0.53	0.51	0.51
Min D Setup		t_{su}	0.57	0.68	0.47	0.47
Min D Hold		t_h	0.14	0.14	0.15	0.15
Min RN Setup		t_{su}	0.38	0.42	0.36	0.36
Min RN Hold		t_h	0.24	0.24	0.29	0.29

Logic Schematic
