


AMI5HG 0.5 micron CMOS Gate Array

Description

DL65x is a family of transparent, buffered D latches with active low gate transparency. SET is active low.

Core Logic

Logic Symbol	Truth Table																									
	<table border="1"> <thead> <tr> <th>SN</th> <th>GN</th> <th>D</th> <th>Q</th> <th>QN</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>X</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>X</td> <td>NC</td> <td>NC</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> <td>H</td> <td>L</td> </tr> </tbody> </table> <p>NC = No Change</p>	SN	GN	D	Q	QN	L	X	X	H	L	H	H	X	NC	NC	H	L	L	L	H	H	L	H	H	L
SN	GN	D	Q	QN																						
L	X	X	H	L																						
H	H	X	NC	NC																						
H	L	L	L	H																						
H	L	H	H	L																						

HDL Syntax

Verilog DL65x *inst_name* (Q, QN, D, GN, SN);

VHDL *inst_name*: DL65x port map (Q, QN, D, GN, SN);

Pin Loading

Pin Name	Equivalent Loads			
	DL651	DL652	DL654	DL656
D	1.0	1.0	1.0	1.0
GN	1.0	1.0	1.0	1.0
SN	1.0	1.0	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
DL651	6.0	TBD	12.6
DL652	7.0	TBD	15.7
DL654	10.0	TBD	27.2
DL656	12.0	TBD	33.9

a. See page 2-15 for power equation.

AMI5HG 0.5 micron CMOS Gate Array

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

		Number of Equivalent Loads		1	4	8	13	17 (max)
DL651	From: D	t_{PLH}		0.68	0.75	0.86	1.01	1.13
	To: Q	t_{PHL}		0.83	0.91	1.04	1.20	1.33
	From: D	t_{PLH}		0.74	0.86	0.98	1.12	1.23
	To: QN	t_{PHL}		0.60	0.72	0.86	1.02	1.13
	From: GN	t_{PLH}		0.79	0.87	0.98	1.12	1.23
	To: Q	t_{PHL}		1.02	1.14	1.25	1.38	1.47
	From: GN	t_{PLH}		0.88	0.98	1.11	1.28	1.42
To: QN	t_{PHL}		0.71	0.82	0.96	1.12	1.24	
	From: SN	t_{PLH}		0.44	0.54	0.65	0.79	0.90
	To: Q	t_{PHL}		0.53	0.63	0.76	0.91	1.02
	From: SN	t_{PLH}		0.41	0.52	0.65	0.81	0.93
	To: QN	t_{PHL}		0.36	0.50	0.64	0.80	0.91
		Number of Equivalent Loads		1	8	15	22	30 (max)
DL652	From: D	t_{PLH}		0.75	0.85	0.94	1.03	1.14
	To: Q	t_{PHL}		0.94	1.06	1.16	1.25	1.36
	From: D	t_{PLH}		0.76	0.89	1.00	1.11	1.22
	To: QN	t_{PHL}		0.59	0.75	0.87	0.97	1.08
	From: GN	t_{PLH}		0.87	0.97	1.06	1.14	1.23
	To: Q	t_{PHL}		1.16	1.26	1.35	1.43	1.52
	From: GN	t_{PLH}		0.93	1.06	1.17	1.27	1.39
To: QN	t_{PHL}		0.72	0.88	1.00	1.11	1.22	
	From: SN	t_{PLH}		0.54	0.61	0.71	0.81	0.94
	To: Q	t_{PHL}		0.64	0.75	0.85	0.96	1.07
	From: SN	t_{PLH}		0.44	0.57	0.68	0.79	0.91
	To: QN	t_{PHL}		0.36	0.53	0.65	0.76	0.87

Core Logic

AMI5HG 0.5 micron CMOS Gate Array

Core Logic

		Number of Equivalent Loads	1	14	28	42	56 (max)
DL654	From: D	t_{PLH}	0.74	0.83	0.93	1.03	1.14
	To: Q	t_{PHL}	0.90	1.00	1.12	1.24	1.36
	From: D	t_{PLH}	1.08	1.14	1.22	1.32	1.44
	To: QN	t_{PHL}	0.89	1.01	1.11	1.18	1.26
	From: GN	t_{PLH}	0.85	0.95	1.05	1.13	1.21
	To: Q	t_{PHL}	1.08	1.21	1.33	1.44	1.54
	From: GN	t_{PLH}	1.23	1.30	1.40	1.50	1.61
To: QN	t_{PHL}	1.00	1.07	1.17	1.28	1.41	
From: SN	t_{PLH}	0.50	0.60	0.70	0.80	0.89	
To: Q	t_{PHL}	0.59	0.75	0.87	0.96	1.05	
From: SN	t_{PLH}	0.73	0.83	0.93	1.03	1.13	
To: QN	t_{PHL}	0.65	0.79	0.89	0.97	1.05	
		Number of Equivalent Loads	1	21	42	62	83 (max)
DL656	From: D	t_{PLH}	0.78	0.88	0.97	1.05	1.14
	To: Q	t_{PHL}	0.98	1.08	1.19	1.29	1.40
	From: D	t_{PLH}	1.17	1.28	1.35	1.41	1.47
	To: QN	t_{PHL}	0.99	1.10	1.19	1.29	1.39
	From: GN	t_{PLH}	0.87	0.96	1.06	1.15	1.25
	To: Q	t_{PHL}	1.16	1.30	1.40	1.48	1.57
	From: GN	t_{PLH}	1.35	1.45	1.53	1.59	1.64
To: QN	t_{PHL}	1.09	1.22	1.32	1.39	1.47	
From: SN	t_{PLH}	0.51	0.63	0.73	0.82	0.91	
To: Q	t_{PHL}	0.62	0.79	0.91	1.00	1.09	
From: SN	t_{PLH}	0.88	0.95	1.02	1.11	1.22	
To: QN	t_{PHL}	0.76	0.88	0.98	1.07	1.15	

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

AMI5HG 0.5 micron CMOS Gate Array

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Cell			
			DL651	DL652	DL654	DL656
Min GN Width	Low	t_w	0.74	0.78	0.74	0.74
Min SN Width	Low	t_w	0.45	0.49	0.44	0.44
Min D Setup		t_{su}	0.55	0.59	0.55	0.55
Min D Hold		t_h	0.14	0.14	0.14	0.14
Min SN Setup		t_{su}	0.26	0.30	0.26	0.26
Min SN Hold		t_h	0.41	0.41	0.41	0.41

Core Logic

Logic Schematic

