

AMI5HG 0.5 micron CMOS Gate Array

Description

DL66x is a family of transparent, buffered D latches with active low gate transparency. RESET and SET are active low.

Core Logic

Logic Symbol	Truth Table																																										
	<table border="1"> <thead> <tr> <th>SN</th> <th>RN</th> <th>D</th> <th>GN</th> <th>Q</th> <th>QN</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>X</td> <td>X</td> <td>IL</td> <td>IL</td> </tr> <tr> <td>L</td> <td>H</td> <td>X</td> <td>X</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>L</td> <td>X</td> <td>X</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>X</td> <td>H</td> <td>NC</td> <td>NC</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> <td>L</td> <td>H</td> <td>L</td> </tr> </tbody> </table> <p>IL = Illegal NC = No Change</p>	SN	RN	D	GN	Q	QN	L	L	X	X	IL	IL	L	H	X	X	H	L	H	L	X	X	L	H	H	H	X	H	NC	NC	H	H	L	L	L	H	H	H	H	L	H	L
SN	RN	D	GN	Q	QN																																						
L	L	X	X	IL	IL																																						
L	H	X	X	H	L																																						
H	L	X	X	L	H																																						
H	H	X	H	NC	NC																																						
H	H	L	L	L	H																																						
H	H	H	L	H	L																																						

HDL Syntax

Verilog DL66x *inst_name* (Q, QN, D, GN, RN, SN);

VHDL *inst_name*: DL66x port map (Q, QN, D, GN, RN, SN);

Pin Loading

Pin Name	Equivalent Loads			
	DL661	DL662	DL664	DL666
D	1.0	1.0	1.0	1.0
GN	1.0	1.0	1.0	1.0
SN	1.0	1.0	2.1	2.1
RN	1.0	1.0	1.0	1.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
DL661	7.0	TBD	13.4
DL662	8.0	TBD	16.6
DL664	13.0	TBD	34.0
DL666	15.0	TBD	40.5

a. See page 2-15 for power equation.

AMI5HG 0.5 micron CMOS Gate Array

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

Number of Equivalent Loads				1	4	8	13	17 (max)
		t_{PLH}	t_{PHL}					
DL661	From: D	t_{PLH}		0.81	0.88	0.99	1.13	1.26
	To: Q		t_{PHL}	0.86	0.96	1.08	1.22	1.34
	From: D	t_{PLH}		0.76	0.86	0.99	1.14	1.25
	To: QN		t_{PHL}	0.72	0.85	0.98	1.14	1.25
	From: GN	t_{PLH}		0.89	0.97	1.08	1.22	1.33
	To: Q		t_{PHL}	1.04	1.12	1.24	1.39	1.53
	From: GN	t_{PLH}		0.93	1.02	1.15	1.30	1.43
	To: QN		t_{PHL}	0.80	0.93	1.07	1.22	1.33
	From: SN	t_{PLH}		0.43	0.52	0.63	0.78	0.89
To: Q		t_{PHL}	0.51	0.62	0.74	0.89	1.01	
From: SN	t_{PLH}		0.40	0.52	0.65	0.79	0.90	
To: QN		t_{PHL}	0.35	0.49	0.63	0.78	0.90	
From: R	t_{PLH}		0.83	0.91	1.02	1.16	1.27	
To: Q		t_{PHL}	0.78	0.89	1.01	1.15	1.25	
From: RN	t_{PLH}		0.67	0.78	0.90	1.05	1.16	
To: QN		t_{PHL}	0.74	0.87	1.01	1.16	1.27	
Number of Equivalent Loads				1	8	15	22	30 (max)
DL662	From: D	t_{PLH}		0.88	0.99	1.08	1.16	1.25
	To: Q		t_{PHL}	0.98	1.09	1.19	1.29	1.39
	From: D	t_{PLH}		0.79	0.93	1.03	1.13	1.23
	To: QN		t_{PHL}	0.74	0.89	1.00	1.10	1.21
	From: GN	t_{PLH}		0.96	1.05	1.15	1.24	1.35
	To: Q		t_{PHL}	1.14	1.25	1.36	1.46	1.57
	From: GN	t_{PLH}		0.94	1.08	1.18	1.28	1.38
	To: QN		t_{PHL}	0.81	0.95	1.07	1.18	1.29
	From: SN	t_{PLH}		0.52	0.61	0.70	0.79	0.90
To: Q		t_{PHL}	0.61	0.74	0.85	0.94	1.05	
From: SN	t_{PLH}		0.41	0.54	0.66	0.77	0.89	
To: QN		t_{PHL}	0.35	0.52	0.64	0.74	0.85	
From: RN	t_{PLH}		0.91	1.00	1.10	1.19	1.29	
To: Q		t_{PHL}	0.87	0.99	1.10	1.21	1.32	
From: RN	t_{PLH}		0.70	0.84	0.95	1.05	1.15	
To: QN		t_{PHL}	0.75	0.92	1.03	1.13	1.23	

Core Logic

AMI5HG 0.5 micron CMOS Gate Array

Core Logic

		Number of Equivalent Loads		1	14	28	42	56 (max)
DL664	From: D	t_{PLH}		0.81	0.88	0.98	1.09	1.21
	To: Q	t_{PHL}		0.87	1.02	1.13	1.22	1.30
	From: D	t_{PLH}		1.01	1.08	1.17	1.27	1.38
	To: QN	t_{PHL}		1.00	1.11	1.20	1.29	1.37
	From: GN	t_{PLH}		0.93	1.03	1.11	1.19	1.27
	To: Q	t_{PHL}		1.04	1.20	1.31	1.39	1.46
	From: GN	t_{PLH}		1.21	1.25	1.33	1.44	1.58
	To: QN	t_{PHL}		1.10	1.19	1.28	1.38	1.47
	From: SN	t_{PLH}		0.42	0.53	0.63	0.72	0.81
To: Q	t_{PHL}		0.51	0.62	0.74	0.85	0.96	
From: SN	t_{PLH}		0.67	0.72	0.81	0.92	1.03	
To: QN	t_{PHL}		0.60	0.68	0.78	0.89	1.01	
From: RN	t_{PLH}		0.69	0.77	0.86	0.97	1.09	
To: Q	t_{PHL}		0.64	0.79	0.89	0.99	1.10	
From: RN	t_{PLH}		0.85	0.91	0.98	1.07	1.18	
To: QN	t_{PHL}		0.87	0.98	1.07	1.15	1.22	
DL666	Number of Equivalent Loads			1	21	42	62	83 (max)
	From: D	t_{PLH}		0.87	0.96	1.05	1.14	1.24
	To: Q	t_{PHL}		0.89	1.03	1.15	1.26	1.38
	From: D	t_{PLH}		1.12	1.24	1.32	1.38	1.43
	To: QN	t_{PHL}		1.08	1.20	1.29	1.38	1.45
	From: GN	t_{PLH}		0.97	1.06	1.14	1.22	1.31
	To: Q	t_{PHL}		1.07	1.23	1.35	1.44	1.53
	From: GN	t_{PLH}		1.30	1.35	1.43	1.51	1.61
	To: QN	t_{PHL}		1.17	1.31	1.41	1.49	1.57
From: SN	t_{PLH}		0.48	0.58	0.66	0.76	0.86	
To: Q	t_{PHL}		0.59	0.72	0.79	0.87	1.00	
From: SN	t_{PLH}		0.76	0.84	0.93	1.03	1.14	
To: QN	t_{PHL}		0.68	0.79	0.89	0.98	1.08	
From: RN	t_{PLH}		0.72	0.81	0.91	1.01	1.12	
To: Q	t_{PHL}		0.72	0.85	0.95	1.04	1.13	
From: RN	t_{PLH}		0.90	1.01	1.09	1.16	1.23	
To: QN	t_{PHL}		0.95	1.08	1.17	1.25	1.33	

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

AMI5HG 0.5 micron CMOS Gate Array

Timing Constraints

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

From	Delay (ns) To	Parameter	Cell			
			DL661	DL662	DL664	DL666
Min GN Width	Low	t_w	0.76	0.80	0.73	0.73
Min RN Width	Low	t_w	0.52	0.56	0.34	0.34
Min SN Width	Low	t_w	0.53	0.58	0.43	0.43
Min D Setup		t_{su}	0.59	0.63	0.55	0.55
Min D Hold		t_h	0.14	0.14	0.14	0.14
Min SN Setup		t_{su}	0.25	0.29	0.21	0.21
Min SN Hold		t_h	0.46	0.46	0.43	0.43
Min RN Setup		t_{su}	0.54	0.57	0.35	0.35
Min RN Hold		t_h	0.24	0.24	0.31	0.31

Core Logic

Logic Schematic

