

DM54194 4-Bit Bidirectional Universal Shift Registers

General Description

This bidirectional shift register is designed to incorporate virtually all of the features a system designer may want in a shift register; it features parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

Parallel (broadside) load Shift right (in the direction Q_A toward Q_D) Shift left (in the direction Q_D toward Q_A) Inhibit clock (do nothing)

Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, S0 and S1, high. The data is loaded into the associated flipflops and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.


Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low. Serial data for this mode is entered at the shift-right data input. When S0 is low and S1 is high, data shifts left synchronously and new data is entered at the shift-left serial input.

Clocking of the flip-flop is inhibited when both mode control inputs are low. The mode controls of the DM54194/DM74194 should be changed only while the clock input is high.

Features

- Parallel inputs and outputs
- Four operating modes:
 - Synchronous parallel load Right shift Left shift
 - Do nothing
- Positive edge-triggered clocking
- Direct overriding clear
- Typical clock frequency 36 MHz
- Typical power dissipation 195 mW

Connection Diagram



Order Number DM54194J or DM54194W See NS Package Number J16A or W16A TL/F/6564-1

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 5.5V Operating Free Air Temperature Range DM54 -55°C to +125°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units				
Symbol	raidilletei	Min	Nom	Max	Units		
V _{CC}	Supply Voltage		4.5	5	5.5	V	
V_{IH}	High Level Input Voltage		2			٧	
V_{IL}	Low Level Input Voltage				0.8	V	
I _{OH}	High Level Output Current				-0.8	mA	
I _{OL}	Low Level Output Current			16	mA		
f _{CLK}	Clock Frequency (Note 4)	0	36	25	MHz		
t _W	Pulse Width (Note 4)	Clock	20			ns	
		Clear	20			1 118	
t _{SU}	Setup Time (Note 4)	Mode	30			ns	
		Data	20]	
t _H	Hold Time (Note 4)	0			ns		
t _{REL}	Clear Release Time (Note	25			ns		
T _A	Free Air Operating Temper	-55		125	°C		

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$			-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	2.4	3.4		V
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$		0.2	0.4	V
II	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$			40	μА
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-1.6	mA
Ios	Short Circuit Output Current	V _{CC} = Max (Note 2)	-20		-57	mA
Icc	Supply Current	V _{CC} = Max (Note 3)		39	63	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

Note 3: With all outputs open, inputs A through D grounded, and 4.5V applied to S0, S1, CLEAR and the serial inputs, ICC is tested with a momentary ground, then 4.5V applied to CLOCK.

Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

Symbol	Parameter	From (Input)	$R_L = 400\Omega$	Units	
	1 drameter	To (Output)	Min	Max	Onits
f _{MAX}	Maximum Clock Frequency		25		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q		22	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q		26	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		30	ns


Function Table

Inputs							Outputs						
Clear	Mode		Clock	Serial		Parallel			QA	Q _B	Q _C	Q _D	
	S1	S0	Olock	Left	Right	Α	В	С	D	ωд	~8	~ €	~∪
L	Х	Χ	Х	Х	Х	X	Χ	Χ	Χ	L	L	L	L
Н	X	Χ	L	X	Χ	X	Χ	X	X	Q _{A0}	Q_{B0}	Q_{C0}	Q_{D0}
Н	Н	Н	↑	X	Χ	а	b	С	d	а	b	С	d
Н	L	Н	↑	X	Н	X	Χ	X	X	Н	Q_{An}	Q_{Bn}	Q_{Cn}
Н	L	Н	1 ↑	Х	L	Х	X	X	X	L	Q_{An}	Q_{Bn}	Q_{Cn}
Н	Н	L	↑	Н	Χ	X	Χ	X	X	Q _{Bn}	Q_{Cn}	Q_{Dn}	Н
Н	Н	L	↑	L	Χ	X	Χ	X	X	Q _{Bn}	Q_{Cn}	Q_{Dn}	L
н	L	L	Х	Х	Х	Х	Χ	Χ	Χ	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}

 $H = High \ Level \ (steady \ state), \ L = Low \ Level \ (steady \ state), \ X = Don't \ Care \ (any \ input, \ including \ transitions)$


 $[\]uparrow$ = Transition from low to high level; a, b, c, d = The level of steady state input at inputs A, B, C, or D, respectively

 $[\]begin{aligned} &Q_{A0},\,Q_{B0},\,Q_{C0},\,Q_{D0} = \text{The level of }Q_A,\,Q_B,\,Q_C,\,\text{or }Q_D,\,\text{respectively, before the indicated steady state input conditions were established.} \\ &Q_{An},\,Q_{Bn},\,Q_{Cn},\,Q_{Dn} = \text{The level of }Q_A,\,Q_B,\,Q_C,\,\text{respectively, before the most recent }\uparrow\text{ transition of the clock.} \end{aligned}$




Timing Diagram


Typical Clear, Load, Right-Shift, Left-Shift, Inhibit and Clear Sequences



TL/F/6564-3



Physical Dimensions inches (millimeters) (Continued)



16-Lead Ceramic Flat Package (W) Order Number DM54194W NS Package Number W16A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 **National Semiconductor** Hong Kong Ltd.

13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408