



DM54251/DM74251 TRI-STATE® 1 of 8 Line Data Selectors/Multiplexers

General Description

These data selectors/multiplexers contain full on-chip binary decoding to select one-of-eight data sources, and feature a strobe-controlled TRI-STATE output. The strobe must be at a low logic level to enable these devices. The TRI-STATE outputs permit direct connection to a common bus. When the strobe input is high, both outputs are in a high-impedance state in which both the upper and lower transistors of each totem-pole output are off, and the output neither drives nor loads the bus significantly. When the strobe is low, the outputs are activated and operate as standard TTL totem-pole outputs.


To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output control circuitry is designed so that the average output disable time is shorter than the average output enable time.

Features

- TRI-STATE version of 151
- Interface directly with system bus
- Perform parallel-to-serial conversion
- Permit multiplexing from N-lines to one line
- Complementary outputs provide true and inverted data

Connection Diagram

Dual-In-Line Package



- Max no. of common outputs
DM54251 49
DM74251 129
- Typical propagation delay time (D to Y) 17ns
- Typical power dissipation 155 mW

Absolute Maximum Ratings (Note 1)

Supply Voltage	7V
Input Voltage	5.5V
Storage Temperature Range	-65°C to 150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Function Table

Inputs			Outputs	
Select			Strobe	
C	B	A	S	Y W
X	X	X	H	Z Z
L	L	L	L	D0 D0
L	L	H	L	D1 D1
L	H	L	L	D2 D2
L	H	H	L	D3 D3
H	L	L	L	D4 D4
H	L	H	L	D5 D5
H	H	L	L	D6 D6
H	H	H	L	D7 D7

H = High Logic Level, L = Low Logic Level
X = Don't Care, Z = High Impedance (Off)
D0, D1...D7 = The Level of the respective D input.

Recommended Operating Conditions

Symbol	Parameter	DM54251			DM74251			Units
		Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	V
I _{OH}	High Level Output Current			-2			-5.2	mA
I _{OL}	Low Level Output Current			16			16	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics

 over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	V _{CC} = Min, I _I = -12 mA				-1.5	V
V _{OH}	High Level Output Voltage	V _{CC} = Min, I _{OH} = Max V _{IL} = Max, V _{IH} = Min		2.4			V
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _{OL} = Max V _{IH} = Min, V _{IL} = Max				0.4	V
I _I	Input Current@ Max Input Voltage	V _{CC} = Max, V _I = 5.5V				1	mA
I _{IH}	High Level Input Current	V _{CC} = Max, V _I = 2.4V				40	μA
I _{IL}	Low Level Input Current	V _{CC} = Max, V _I = 0.4V				-1.6	mA
I _{OZH}	Off-State Output Current with High Level Output Voltage Applied	V _{CC} = Max, V _O = 2.4V V _{IH} = Min, V _{IL} = Max				40	μA
I _{OZL}	Off-State Output Current with Low Level Output Voltage Applied	V _{CC} = Max, V _O = 0.4V V _{IH} = Min, V _{IL} = Max				-40	μA
I _{OS}	Short Circuit Output Current	V _{CC} = Max (Note 2)	DM54	-18		-70	mA
			DM74	-18		-70	
I _{CC}	Supply Current	V _{CC} = Max (Note 3)			31	51	mA

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.


Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with the outputs open, STROBE at 4.5V or ground, and all other inputs at 4.5V.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^\circ C$ (See Section 1 for Test Waveforms and Output Load)

Parameter	From (Input) To (Output)	$R_L = 400\Omega$						Units	
		$C_L = 5 \text{ pF}$			$C_L = 50 \text{ pF}$				
		Min	Typ	Max	Min	Typ	Max		
t_{PLH} Propagation Delay Time Low to High Level Output	A, B, C (4 Levels) to Y					22	36	ns	
t_{PHL} Propagation Delay Time High to Low Level Output	A, B, C (4 Levels) to Y					23	36	ns	
t_{PLH} Propagation Delay Time Low to High Level Output	A, B, C (3 Levels) to W					18	29	ns	
t_{PHL} Propagation Delay Time High to Low Level Output	A, B, C (3 Levels) to W					16	27	ns	
t_{PLH} Propagation Delay Time Low to High Level Output	Data to Y					17	28	ns	
t_{PHL} Propagation Delay Time High to Low Level Output	Data to Y					18	28	ns	
t_{PLH} Propagation Delay Time Low to High Level Output	Data to W					11	15	ns	
t_{PHL} Propagation Delay Time High to Low Level Output	Data to W					10	15	ns	
t_{PZH} Output Enable Time to High Level Output	Strobe to Y					15	27	ns	
t_{PZL} Output Enable Time to Low Level Output	Strobe to Y					18	36	ns	
t_{PZH} Output Enable Time to High Level Output	Strobe to W					15	27	ns	
t_{PZL} Output Enable Time to Low Level Output	Strobe to W					19	38	ns	
t_{PHZ} Output Disable Time from High Level Output	Strobe to Y	4	8					ns	
t_{PLZ} Output Disable Time from Low Level Output	Strobe to Y	14	23					ns	
t_{PHZ} Output Disable Time from High Level Output	Strobe to W	4	8					ns	
t_{PLZ} Output Disable Time from Low Level Output	Strobe to W	15	23					ns	

Logic Diagram



TL/F/6567-2