DM5470/DM7470 AND-Gated Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs

General Description

This device is a positive-edge-triggered J-K flip-flop with complementary outputs. Multiple J and K inputs are ANDed together to produce the internal J and K function for the flip-flop. If the \overline{J} and \overline{K} inputs are not used they must be grounded for proper operation of the flip-flop. The J and K data is accepted by the flip-flop on the positive going edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the positive going edge of the clock pulse. The clear and preset inputs are asynchronous but it is necessary that the clock input be at a low level when they become active (low).

Absolute Maximum Ratings (Note 1)

Supply Voltage Input Voltage


7V 5.5V

Storage Temperature Range - 65 °C to 150 °C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Connection Diagram

Dual-In-Line Package



DM5470 (J) DM7470 (N)

Function Table

Inputs					Outputs		
PR	CLR	CLK	J (Note 1)	K (Note 1)	Q	ā	
L	Н	L	Х	Х	Н	L	
н	L	L	X	Х	. L	н	
L.	L	Х	Х	X	Н*	H*	
Η.	Н	1	L	L	Q _O	\overline{Q}_O	
Н	н	1	Н	L	Н	L	
н	Н	1	L	н	L	н	
Н	н	1	Н	н	Toggle		
Н	Н	L	X	Х	Qo	$\bar{\mathbf{Q}}_{O}$	

Note 1: $J=(J1)(J2)(\overline{J})$, $K=(K1)(K2)(\overline{K})$ if the \overline{J} and \overline{K} inputs are not used they must be grounded.

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

f = Positive Going Transition

*=This configuration is nonstable; that is, it will not persist when preset and/or clear inputs return to their inactive (high) level.

 $\mathbf{Q}_{\mathbf{Q}}\!=\!\mathsf{The}$ output logic level of \mathbf{Q} before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each positive transition of the clock.

Recommended Operating Conditions

www.DataSheet4U.com

	Parameter			DM5470			DM7470		
Sym			Min	Nom	Max	Min	Nom	Max	Units
Vcc	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High Level Input Voltage		2			2			٧
VIL	Low Level Input Voltage				0.8			0.8	V
Іон	High Level Outpu Current	ıt			- 0.4			- 0.4	mA
I _{OL}	Low Level Outpu Current	t			16			16	mA
f _{CLK}	Clock Frequency		0		20	0		20	MHz
t _W	Pulse Width	Clock High	20			20			ns
		Clock	30			30			
		Preset Low	25			25			
		Clear Low	25			25			<u></u>
tsu	Input Setup Time (Note 1)		201		1	201			ns
t _H	Input Hold Time (Note 1)		51			51			ns
T _A	Free Air Operatir Temperature	ng	- 55		125	0		70	°C

Note 1: The symbol (1) indicates the rising edge of the clock pulse is used for reference.

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Sym	Parameter	Condition	ons	Min	Typ (Note 2)	Max	Units
V _I	Input Clamp Voltage	$V_{CC} = Min, I_1 = -$	V _{CC} = Min, I _I = - 12 mA			- 1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.4		٧
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _{OL} = Max V _{IH} = Min, V _{IL} = Max		,	0.2	0.4	٧
I _i	Input Current@Max Input Voltage	$V_{CC} = Max, V_1 = 5.5V$				1.0	mA
I _{IH}	High Level Input	V _{CC} = Max	J, K, or ₹			40	μΑ
ļ	Current	V ₁ = 2.4V	Clock			40	7
	į		Clear			80	7
	1	Preset				80	1

Electrical Characteristics (Continued) over recommended operating free air temperature at sheet 4U.com (unless otherwise noted)

Sym	Parameter	Conditi	ons	Min	Typ (Note 2)	Max	Units
I _{IL} Low Level Input Current	Low Level Input	V _{CC} = Max	J, K, or K			- 1.6	mA
	V _I = 0.4V (Note 5)	Clock	-	1	- 1.6		
		Clear			- 3.2		
			Preset			- 3.2	
los	Short Circuit	V _{CC} = Max	DM54	- 20		- 57	мA
	Output Current	(Note 3)	DM74	- 18		- 57	
I _{CC}	Supply Current	V _{CC} = Max (Not	e 4)		13	26	mA

$\textbf{Switching Characteristics} \text{ at } V_{CC} = 5V \text{ and } T_A = 25^{\circ}C \text{ (See Section 1 for Test Waveforms and Output Load)}$

Parameter	From (Input) To		Units		
	(Output)	Min	Тур	Max	
f _{MAX} Maximum Clock Frequency		20	35		MHz
t _{PHL} Propagation Delay Time High to Low Level Output	Preset to Q			50	ns
t _{PLH} Propagation Delay Time Low to High Level Output	Preset to Q			50	ns
t _{PHL} Propagation Delay Time High to Low Level Output	Clear to Q			50	ns
t _{PLH} Propagation Delay Time Low to High Level Output	Clear to Q			50	ns
t _{PHL} Propagation Delay Time High to Low Level Output	Clock to Q or Q	,		50	ns
t _{PLH} Propagation Delay Time Low to High Level Output	Clock to Q or Q			50	ns

Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 3: Not more than one output should be shorted at a time.

Note 4: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement the clock input is at 4.5V.

Note 5: Clear is tested with preset high and preset is tested with clear high.