DM54S181/DM74S181 Arithmetic Logic **Unit/Function Generators**

General Description

These arithmetic logic units (ALU)/function generators perform 16 binary arithmetic operations on two 4-bit words, as shown in Tables 1 and 2. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is available in these devices for fast, simultaneous carry generation by means of two cascade-outputs (P and G) for the four bits in the package. When used in conjunction with the DM54S182/DM74S182 full carry look-ahead circuits, highspeed arithmetic operations can be performed. The typical addition times shown below illustrate how little time is required for addition of longer words, when full carry lookahead is employed. The method of cascading 182 circuits with these ALU's to provide multi-level full carry look-ahead is illustrated under typical applications data for the DM54S182/DM74S182. (Continued)

Features

Arithmetic operating modes:

Addition

Subtraction

Shift operand A one position

Magnitude comparison

Plus twelve other arithmetic operations

Logic function modes:

EXCLUSIVE-OR

Comparator


AND, NAND, OR, NOR

Plus ten other logic operations

Full look-ahead for high-speed operations on long words

Connection Diagram

Dual-In-Line Package



Order Number DM54S181J or DM74S181N See NS Package Number J24A or N24A

Pin Designations

Designation	Pin Nos.	Function
A3, A2, A1, A0	19, 21, 23, 2	Word A Inputs
B3, B2, B1, B0	18, 20, 22, 1	Word B Inputs
S3, S2, S1, S0	3, 4, 5, 6	Function-Select Inputs
C _n	7	Inv. Carry Input
М	8	Mode Control Input
F3, F2, F1, F0	13, 11, 10, 9	Function Outputs
A = B	14	Comparator Output
P	15	Carry Propagate Output
C _n +4	16	Inv. Carry Output
G	17	Carry Generate Output
Vcc	24	Supply Voltage
GND	12	Ground

General Description (Continued)

If high speed is not important, a ripple-carry input (C_n) and a ripple-carry output (C_n+4) are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

These circuits will accommodate active-high or active-low data, if the pin designations are interpreted as shown below. Subtraction is accomplished by 1's complement addition, where the 1's complement of the subtrahend is generated internally. The resultant output is A—B—1, which requires an end-around or forced carry to provide A—B.

The S181 can also be utilized as a comparator. The A=B output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality (A=B). The ALU should be in the subtract mode with $C_n=H$ when performing this comparison. The A=B output is open-collector so that it can be wire-AND connected to give a comparison for more than four bits. The carry output (C_n+4) can also be used to supply

relative magnitude information. Again, the ALU should be placed in the subtract mode by placing the function select inputs S3, S2, S1, S0 at L, H, H, L, respectively.

These circuits have been designed to not only incorporate all of the designer's requriements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S0, S1, S2, S3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR, and OR functions.

ALU SIGNAL DESIGNATIONS

The DM54S181/DM74S181 can be used with the signal designations of either Figure 1 or Figure 2.

The logic functions and arithmetic operations obtained with signal designations as in *Figure 1* are given in Table I; those obtained with the signal designations of *Figure 2* are given in Table II.

Number	Tumbook	Pack	rage Count	Carry Method
of Bits	Typical Addition Times	Arithmetic/ Logic Units	Look Ahead Carry Generators	Between ALU's
1 to 4	20 ns	1	0	None
5 to 8	30 ns	2	0	Ripple
9 to 16	30 ns	3 or 4	1	Full Look-Ahead
17 to 64	50 ns	5 to 16	2 to 5	Full Look-Ahead

Pin Number	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
Active-High Data (Table I)	A0	В0	A1	B1	A2	B2	A 3	В3	F0	F1	F2	F3	<u>C</u> n	<u>C</u> n+4	Х	Υ
Active-Low Data (Table II)	ĀΟ	B 0	Ā1	B1	Ā2	B ₂	ĀЗ	B ₃	F0	F1	F 2	₹3	Cn	C _n +4	P	G

Input C _n	Output C _n +4	Active-High Data (Figure 1)	Active-Low Data (Figure 2)
I	Н	A≤B	A ≤ B
Н	L	$A \leq B$	A ≤ B
L	н	$A \leq B$	A ≤ B
L	L	A ≤ B	A ≤ B

General Description (Continued)




TABLE I

				IABLEI						
	Solo	ction			Active High Data	a				
	Sele	ction		M = H	M = L; Arithmetic Operations					
S3	S3 S2 S1 S0		Logic Functions	C _n = H (no carry)	C _n = L (with carry)					
L	L	L	L	$F = \overline{A}$	F = A	F = A Plus 1				
L	L	L	Н	$F = \overline{A + B}$	F = A + B	F = (A + B) Plus 1				
Ł	L	Н	L	$F = \overline{AB}$	$F = A + \overline{B}$	$F = (A + \overline{B})$ Plus 1				
L	L	Н	Н	F = 0	F = Minus 1 (2's Compl)	F = Zero				
L	Н	L	L	$F = \overline{AB}$	F = A Plus AB	$F = A Plus A \overline{B} Plus 1$				
L	н	L	Н	$F = \overline{B}$	$F = (A + B) Plus A\overline{B}$	F = (A + B) Plus AB Plus 1				
L	н	Н	L	F = A @ B	F = A Minus B Minus 1	F = A Minus B				
L	Н	Н	H	$F = A\overline{B}$	F = AB Minus 1	$F = A\overline{B}$				
Н	L	L	L	$F = \overline{A} + B$	F = A Plus AB	F = A Plus AB Plus 1				
Н	L	L	Н	$F = \overline{A \oplus B}$	F = A Plus B	F = A Plus B Plus 1				
Н	L	Н	L	F = B	$F = (A + \overline{B}) Plus AB$	$F = (A + \overline{B})$ Plus AB Plus 1				
Н	L	Н	Н	F = AB	F = AB Minus 1	F = AB				
Н	Н	L	L	F = 1	F = A Plus A*	F = A Plus A Plus 1				
н	н	L	Н	$F = A + \overline{B}$	F = (A + B) Plus A	F = (A + B) Plus A Plus 1				
Н	Н	Н	L	F = A + B	$F = (A + \overline{B}) \text{ Plus A}$	$F = (A + \overline{B}) $ Plus A Plus 1				
н	Н	н	Н	F = A	F = A Minus 1	F = A				

^{*}Each bit is shifted to the next more significant position.

General Description (Continued)




TABLE II

	Sele	ction			Active Low Data					
. <u>.</u>				M = H	M = L; Arithi	metic Operations				
S3	S2	S 1	S0	Logic Functions	C _n = L (no carry)	C _n = H (with carry)				
L	L	L	L	F = Ā	F = A Minus 1	F = A				
L	L	L	Н	$F = \overline{AB}$	F = AB Minus 1	F = AB				
L	L	Н	L	$F = \overline{A} + B$	F = AB Minus 1	$F = A\overline{B}$				
L	L	Н	Н	F ≈ 1	F = Minus 1 (2's Compl)	F = Zero				
L	Н	L	L	$F = \overline{A + B}$	$F = A Plus (A + \overline{B})$	$F = A Plus (A + \overline{B}) Plus 1$				
L	Н	L	Н	F = B	F = AB Plus (A + B)	$F = AB Plus (A + \overline{B}) Plus 1$				
L	Н	Н	L	$F = \overline{A \oplus B}$	F = A Minus B Minus 1	F = A Minus B				
L	Н	Н	Н	$F = A + \overline{B}$	$F = A + \overline{B}$	$F = (A + \overline{B})$ Plus 1				
Н	L	L	L	F = ĀB	F = A Plus (A + B)	F = A Plus (A + B) Plus 1				
Н	L	L	Н	F = A ⊕ B	F = A Plus B	F = A Plus B Plus 1				
H	L	Н	L	F = B	$F = A\overline{B} \text{ Plus } (A + B)$	$F = A\overline{B} Plus (A + B) Plus 1$				
Н	Ļ	Н	Н	F = A + B	F = A + B	F = (A + B) Plus 1				
Н	Н	L	L	F = 0	F = A Plus A*	F = A Plus A Plus 1				
Н	Н	L	Н	$F = A + A\overline{B}$	F = AB Plus A	F = AB Plus A Plus 1				
Н	Н	Н	L	F = AB	$F = A\overline{B} Plus A$	F = AB Plus A Plus 1				
Н	Н	Н	H	F = A	F = A	F = A Plus 1				

^{*}Each bit is shifted to the next more significant position.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V
Output Voltage (A = B Output) 5.5V

Operating Free Air Temperature Range

DM54S -55°C to +125°C DM74S 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Cumbal	Parameter		DM54S181			DM74S181		Unite
Symbol	Parameter	Min	Nom	Max	Min	Nom	Max	Oint
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	V
V _{OH}	High Level Output Voltage (A = B Output)			5.5			5.5	٧
Іон	High Level Output Current (All Except A = B)			-1			-1	mA
l _{OL}	Low Level Output Current			20			20	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_{\parallel} = -18 \text{ mA}$	-			-1.2	٧
ICEX	High Level Output Current (A = B Output)	$V_{CC} = Min, V_O = 5.5V$ $V_{IL} = Max, V_{IH} = Min$				250	μΑ
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		v
	Voltage (All Except A = B)	V _{IL} = Max, V _{IH} = Min	DM74	2.7	3.4		· ·
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.5	٧
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
lн	High Level Input	V _{CC} = Max	Mode			50	
	Current	$V_{l} = 2.7V$	A or B			150	μА
			S			200	"
			Carry			250	
կլ	Low Level Input	V _{CC} = Max	Mode			-2	
	Current	$V_1 = 0.5V$	A or B			-6	mA.
	,		S			-8]
			Carry			-10	<u> </u>
los	Short Circuit Output Current (Any Output Except A = B)	V _{CC} = Max (Note 2)		-40		-100	mA
lcc	Supply Current	V _{CC} = Max (Note 3)			120	220	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured for the following conditions: A. S0 through S3, M, and A inputs at 4.5V, all other inputs grounded and all outputs open. B. S0 through S3 and M inputs at 4.5V, all other inputs grounded and all outputs open.

Switching Characteristics V_{CC} = 5V, T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

			From	To		DM5- S1-			
Symbol	Parameter	Conditions	1	(Output)		280Ω, 15 pF	R _L = C _L =		Units
					Min	Max	Min	Max	1
t _{PLH}	Propagation Delay Time, Low-to-High Level Output		Cn	C _n +4		10.5	. :	14	ns
tpHL	Propagation Delay Time, High-to-Low Level Output		On I			10.5		14	113
tpLH	Propagation Delay Time, Low-to-High Level Output		Any A	C _n +4		18.5		22	
^t PHL	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 0V (SUM mode)	or B	On 14		18.5		22	ns
t _{PLH}	Propagation Delay Time, Low-to-High Level Output		Any A	C _n +4		23	<u>0</u> -1	27	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 4.5V (DIFF mode)	or B	On 74		23		27	_ ns
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	M = 0V (SUM or	_	A mu E		12		14	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	DIFF mode)	C _n	Any F	·	12		14	ns
^t PLH	Propagation Delay Time, Low-to-High Level Output		Any A	G _		12		15	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 0V (SUM mode)	or B	- G	1	12		15	ns
t _{PLH}	Propagation Delay Time, Low-to-High Level Output		Any A	G		15		19	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 4.5V (DIFF mode)	or B	,		15		20	ns
t _{PLH}	Propagation Delay Time, Low-to-High Level Output		Any A	Р		12		15	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 0V (SUM mode)	or B	'		12		15	ns
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	M = 0V, S0 = S3 = 0V	Any A	Р	N-11-8-	15		19	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 4.5V (DIFF mode)	or B	' -		15		20	ns
^t PLH	Propagation Delay Time, Low-to-High Level Output	M = 0V, S0 = S3 = 4.5V	A _i or B _i	Fi		16.5		20	200
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 0V (SUM mode)				16.5		20	ns
tplH	Propagation Delay Time, Low-to-High Level Output	M = 0V, S0 = S3 = 0V	A _i or B _i	Fi		20		24	50
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 4.5V (DIFF mode)				22		24	ris
t _{PLH}	Propagation Delay Time, Low-to-High Level Output		A _i or B _i	Fi		20		24	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	(logic mode)				22		24	ns
^t PLH	Propagation Delay Time, Low-to-High Level Output		Any A	A = B		23		26	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 4.5V (DIFF mode)	or B	7-0		30		33	_ ns

Parameter Measurement Information

Logic Mode Test Table Function Inputs: S1 = S2 = M = 4.5V, S0 = S3 = 0V

Parameter	Input Under	Other Input Same Bit		Other	Data Inputs	Output Under	Output	
r al allietei	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test	Waveform	
t _{PLH}	- A _i	B _i	None	None	Remaining A and B, C _n	Fi	Out-of-Phase	
t _{PLH}	- B _i	Ai	None	None	Remaining A and B, C _n	Fi	Out-of-Phase	

$\overline{\text{SUM}} \ \text{Mode Test Table}$ Function inputs: S0 = S3 = 4.5V, S1 = S2 = M = 0V

Parameter	Input Under	i .	Input e Bit	Other Da	ta Inputs	Output Under	Output	
	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test	Waveform	
t _{PLH}	Ai	B _i	None	Remaining A and B	C _n	Fi	In-Phase	
t _{PLH}	Bi	Ai	None	Remaining A and B	C _n	Fi	In-Phase	
t _{PLH}	A _i	B _i	None	None	Remaining A and B, C _n	Р	In-Phase	
t _{PLH}	B _i	Ai	None	None	Remaining A and B, C _n	Р	In-Phase	
t _{PLH}	Ai	None	Bi	Remaining B	Remaining A, C _n	G	In-Phase	
t _{PLH}	B _i	None	A _i	Remaining B	Remaining A, C _n	G	In-Phase	
t _{PLH}	C _n	None	None	All A	All B	Any F or C _n +4	In-Phase	
t _{PLH}	Aį	None	B _i	Remaining B	Remaining A, C _n	C _n +4	Out-of-Phas	
t _{PLH}	- B _i	None	Aį	Remaining B	Remaining A, C _n	C _n +4	Out-of-Phas	

Parameter Measurement Information (Continued)

$\overline{\text{DIFF}}$ Mode Test Table Function inputs: S1 = S2 = 4.5V, S0 = S3 = M = 0V

Parameter	Input Under	I	input e Bit	Other Da	ata Inputs	Output Under	Output	
	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test	Waveform	
t _{PLH}	Ą	None	B _i	Remaining A	Remaining B, C _n	Fi	In-Phase	
t _{PHL}								
t _{PLH}	B _i	Ai	None	Remaining	Remaining	F _i	Out-of-Phase	
tpHL				Α	B, C _n	•		
t _{PLH}	Ai	None	Bi	None	Remaining A and B, C _n	Р	In-Phase	
t _{PHL}					Remaining	_		
t _{PHL}	B _i	A _i	None	None	A and B, C _n	P	Out-of-Phase	
t _{PLH}	Ai	B _i	None	None	Remaining	G	In-Phase	
t _{PHL}					A and B, C _n			
t _{PLH}	B _i	None	Ai	None	Remaining A and B, C _n	G	Out-of-Phase	
t _{PHL}	<u> </u>							
tplH tpHL	Ai	None	B _i	Remaining A	Remaining B, C _n	A = B	In-Phase	
t _{PLH}	Bi	Δ.	None	Remaining	Remaining	A - D	O. 4 - 6 Db	
tpHL	D)	A _i	NONE	Α	B, C _n	A = B	Out-of-Phase	
t _{PLH}	Cn	None	None	All	None	C _n +4	In-Phase	
^t PHL	-11			A and B		or any F	11111435	
t _{PLH}	Ai	Bi	None	None	Remaining	C _n + 4	Out-of-Phase	
t _{PHL}	,				A, B, C _n	- 11 · ·	54. 5. 11450	
t PLH	B _i	None	A _i	None	Remaining	C _n +4	In-Phase	
t _{PHL}	,	1	'		A, B, C _n	-11		

