

DM54S194/DM74S194 4-Bit Bidirectional Universal Shift Registers

General Description

These bidirectional shift registers are designed to incorporate virtually all of the features a system designer may want in a shift register; they feature parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

Parallel (broadside) load Shift right (in the direction Q_A toward Q_D)

Shift left (in the direction Q_D toward Q_A) Inhibit clock (do nothing)

Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, S0 and S1, high. The data are loaded into the associated flipflops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited

Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low. Serial data for this mode is entered at the shift-right data input. When S0 is low and S1 is high, data shifts left synchronously and new data is entered at the shift-left serial input.

Clocking of the flip-flop is inhibited when both mode control inputs are low.

Features


- Parallel inputs and outputs
- Four operating modes:
 - Synchronous parallel load Right shift

Left shift Do nothing

- Positive edge-triggered clocking
- Direct overriding clear
- Typical clock frequency 105 MHz
- Typical power dissipation 425 mW

Connection Diagram

Dual-In-Line Package



Order Number DM54S194J or DM74S194N See NS Package Number J16A or N16E TL/F/6475-1

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V
Operating Free Air Temperature Range

 The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note: The "Absolute Maximum Ratings" are those values

beyond which the safety of the device cannot be guaran-

teed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics"

table are not guaranteed at the absolute maximum ratings.

Recommended Operating Conditions

Symbol	P		DM54S19	4	DM74S194			Units	
Зуппоп	_	Min	Nom	Max	Min	Nom	Max	Units	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V	
V_{IH}	High Level Input V	2			2			V	
V _{IL}	Low Level Input Vo			0.8			0.8	V	
Іон	High Level Output			-1			-1	mA	
l _{OL}	Low Level Output			20			20	mA	
f _{CLK}	Clock Frequency (0	105	70	0	105	70	MHz	
f _{CLK}	Clock Frequency (Note 2)		0	90	60	0	90	60	MHz
t _W	Pulse Width	Clock	7			7			ns
	(Note 3)	Clear	12			12			113
t _{SU}	Setup Time	Mode	11			11			ns
	(Note 3)	Data	5			5			
t _H	Hold Time (Note 3)		3			3			ns
t _{REL}	Clear Release Time (Note 3)		9			9			ns
T _A	Free Air Operating	-55		125	0		70	°C	

 $\begin{array}{l} \mbox{Note 1: C}_L = 15 \mbox{ pF, R}_L = 280\Omega, T_A = 25^{\circ}\mbox{C and V}_{CC} = 5\mbox{V}. \\ \mbox{Note 2: C}_L = 50 \mbox{ pF, R}_L = 280\Omega, T_A = 25^{\circ}\mbox{C and V}_{CC} = 5\mbox{V}. \\ \end{array}$

Note 3: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 4)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 mA$			-1.2	٧		
V _{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4			
V _{OL}	Low Level Output Voltage	Output $V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.5	V	
I _I	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA	
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				50	μΑ	
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$				-2	mA	
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	mA	
	Output Current	(Note 5)	DM74	-40		-100	,	
Icc	Supply Current	V _{CC} = Max (Note 6)			85	135	mA	

Note 4: All typicals are at $V_{CC}=5V,\,T_A=25^{\circ}C.$

Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 6: With all outputs open, inputs A through D grounded, and 4.5V applied to S0, S1, CLEAR, and the SERIAL inputs, I_{CC} is tested with a momentary ground, then 4.5V applied to CLOCK.

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

		From (Input)					
Symbol	Parameter	To (Output)	$C_L = 15 pF$		C _L =	Units	
			Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency		70		60		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q		12		15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q		16.5		20	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		18.5		23	ns

Function Table

Inputs								Outputs					
Clear	Mode		Clock	Serial		Parallel				QA	Q_{B}	Qc	Q_D
	S1	S0	Olock	Left	Right	Α	В	С	D	αд	~B	<u>u</u> c	ч р
L	×	X	Х	X	Χ	Х	Χ	Χ	Χ	L	L	L	L
Н	X	Χ	L	Х	Χ	X	X	X	X	Q _{A0}	Q_{B0}	Q_{C0}	Q_{D0}
Н	Н	Н	↑	X	Χ	а	b	С	d	а	b	С	d
Н	L	Н	↑	X	Н	Х	X	Χ	X	Н	Q_{An}	Q_{Bn}	Q_{Cn}
Н	L	Н	1 ↑	X	L	X	X	X	X	L	Q_{An}	Q_{Bn}	Q_{Cn}
Н	Н	L	↑	Н	Χ	X	X	X	X	Q _{Bn}	Q_{Cn}	Q_{Dn}	Н
Н	Н	L	↑	L	Χ	X	X	X	X	Q _{Bn}	Q_{Cn}	Q_{Dn}	L
Н	L	L	Х	X	Χ	X	X	X	X	Q _{A0}	Q_{B0}	Q_{C0}	Q_{D0}


 $H = High \ Level \ (steady \ state). \ L = Low \ Level \ (steady \ state). \ X = Don't \ Care \ (any \ input, \ including \ transitions).$

 $Q_{A0},\,Q_{B0},\,Q_{C0},\,Q_{D0}=\text{The level of }Q_{A},\,Q_{B},\,Q_{C},\,\text{or }Q_{D},\,\text{respectively, before the indicated steady state input conditions were established.}$

Q_{An}, Q_{Bn}, Q_{Cn}, Q_{Dn} = The level of Q_A, Q_B, Q_C respectively, before the most recent ↑ transition of the clock.

Logic Diagram


S194




TL/F/6475-2


 $[\]uparrow$ = Transition from low to high level.

a, b, c, d = The level of steady state input at inputs A, B, C, or D, respectively.





Physical Dimensions inches (millimeters) (Continued)



16-Lead Molded Dual-In-Line Package (N) Order Number DM74S194N NS Package Number N16E

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) 0-180-530 85 86 Email: cnjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 35 Italiano Tel: (+49) 0-180-534 16 80 **National Semiconductor** Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon

Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408