FAIRCHILD

SEMICONDUCTOR

# DM74AS651 • DM74AS652 Octal Bus Transceiver and Register

#### **General Description**

These devices incorporate an octal transceiver and an octal D-type register configured to enable transmission of data from bus to bus or internal register to bus. The DM74AS651 offers 64-Industrial grade product guaranteeing performance from  $-40^{\circ}$ C to  $+85^{\circ}$ C.

These bus transceivers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these devices with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The registers in the DM74AS651 and DM74AS652 are edge-triggered D-type flip-flops. On the positive transition of the clock (CAB or CBA), the input data is stored.

The SAB and SBA control pins are provided to select whether real-time data or stored data is transferred. A LOW input level selects real-time data and a HIGH level selects stored data. The select controls have a "make before break" configuration to eliminate a glitch which would normally occur in a typical multiplexer during the transition between stored and real-time data.

The Enable (GAB and  $\overline{G}BA$ ) control pins provide four modes of operation; real-time data transfer from bus A-to-B, real-time data transfer from bus B-to-A, real-time bus A and/or B data transfer to internal storage, or internal stored data transfer to bus A and/or B.

#### Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V<sub>CC</sub> range

October 1986


Revised March 2000

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- 3-STATE buffer-type outputs drive bus lines directly
- Guaranteed performance over industrial temperature range (-40°C to +85°C) in 64-grade products

### Ordering Code:

Order Number	Package Number	Package Description
DM74AS651WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74AS651NT	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide
DM74AS652WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74AS652NT	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.



## **Function Table**


		IN	IPUTS			DATA I/O	DATA I/O (Note 1) OPERAT		OR FUNCTION
GAB	GBA	САВ	СВА	SAB	SBA	A1 THRU A8	B1 THRU B8	DM74AS651	DM74AS652
L L	H H	H or L ↑	H or L ↑	X X	X X	Input	Input	Isolation Store A and B Data	Isolation Store A and B Data
L L	L L	X X	X H or L	X X	L H	Output	Input	Real Time B Data to A Bus Stored B Data to A Bus	Real Time B Data to A Bus Stored B Data to A Bus
H H	H H	X H or L	x x	L H	x x	Input	Output	Real Time A Data to B Bus Stored A Data to B Bus	Real Time A Data to B Bus Stored A Data to B Bus
н	L	H or L	H or L	н	н	Output	Output	Stored A Data to B Bus & Stored B Data to A Bus	Stored A Data to B Bus & Stored B Data to A Bus
х	Н	Ŷ	H or L	х	х	Input	Unspecified (Note 1)	Store A, Hold B	Store A, Hold B
н	н	Ŷ	Ŷ	X (Note 2)	х	Input	Output	Store A in both registers	Store A in both registers
L	х	H or L	Ŷ	х	х	Unspecified (Note 1)	Input	Hold A, Store B	Hold A, Store B
L	L	Ŷ	Ŷ	х	X (Note 2)	Output	Input	Store B in both registers	Store B in both registers

H = HIGH Level L = LOW Level

X = Irrelevant ↑ = LOW-to-HIGH Transition

Note 1: The data output functions may be enabled or disabled by various signals at the GAB and GBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.

Note 2: If the select control is LOW, the clocks can occur simultaneously. If the select control is HIGH, the clocks must be staggered in order to load both registers.



## Absolute Maximum Ratings(Note 3)

Supply Voltage	7V
Input Voltage	
Control Inputs	7V
I/O Ports	5.5V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$
Typical $\theta_{JA}$	
N Package	41.1°C/W
M Package	81.5°C/W

Note 3: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Symbol	Parameter		Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	V
V <sub>IH</sub>	HIGH Level Input Voltage		2			V
VIL	LOW Level Input Voltage				0.8	V
I <sub>ОН</sub>	HIGH Level Output Current				-15	mA
I <sub>OL</sub>	LOW Level Output Current				48	mA
f <sub>CLK</sub>	Clock Frequency		0		90	MHz
t <sub>WCLK</sub>	Width of Enable Pulse	HIGH	5			ns
		6			115	
t <sub>SU</sub>	Data Setup Time		6			ns
t <sub>H</sub>	Data Hold Time		0			ns
T <sub>A</sub>	Operating Free Air Temperat	ure	0		70	°C

#### **Electrical Characteristics**

over recommended operating free air temperature range. All typical values are measured at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

Symbol	Parameter		Conditions		Min	Тур	Max	Units
V <sub>IK</sub>	Input Clamp Voltage	$V_{CC} = 4.5V, I_I$	= –18 mA				-1.2	V
V <sub>OH</sub>	HIGH Level	$V_{CC} = 4.5V$		I <sub>OH</sub> = Max	2			
Output Vol	Output Voltage			$I_{OH} = -3 \text{ mA}$	2.4	3.2	,	V
		$V_{CC} = 4.5V$ to	5.5V	$I_{OH} = -2 \text{ mA}$	V <sub>CC</sub> – 2	V <sub>CC</sub> – 2		
V <sub>OL</sub>	LOW Level Output Voltage	$V_{CC} = 4.5V, I_{C}$	<sub>oL</sub> = Max	•		0.35	0.5	V
l <sub>l</sub>	Input Current at	$V_{CC} = 5.5V$	$V_I = 7V$	Control Inputs			0.1	mA
	Max Input Voltage		$V_I = 5.5V$	A or B Ports			0.1	iiiA
I <sub>IH</sub>	HIGH Level	$V_{CC} = 5.5V,$ $V_{IH} = 2.7V$		Control Inputs			20	
	Input Current			A or B Ports			70	μA
IIL	LOW Level	$V_{CC} = 5.5V,$ $V_{IL} = 0.4V$		Control Inputs			-0.5	mA
	Input Current			A or B Ports			-0.75	mA
lo	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$		•	-30		-112	mA
I <sub>CC</sub>	Supply Current	$V_{CC} = 5.5V$		Outputs HIGH		110	185	
			DM74AS651	Outputs LOW		120	195	
				Outputs Disabled		130	195	
				Outputs HIGH		120	195	mA
			DM74AS652	Outputs LOW		130	211	
				Outputs Disabled		130	211	ĺ

Image: SpectrumPropagation Delay Time LOW-to-HIGH Level Output $R_1 = R_2 = 500\Omega$ $C_L = 50 \text{ pF}$ $R_1 = R_2 = 500\Omega$ $C_L = 50 \text{ pF}$ $R_1 = R_2 = 500\Omega$ $C_L = 50 \text{ pF}$ $R_1 = R_2 = 500\Omega$ $C_L = 50 \text{ pF}$ $R_1 = R_2 = 500\Omega$ $C_L = 50 \text{ pF}$ $R_1 = R_2 = 500\Omega$ $C_L = 50 \text{ pF}$ $R_1 = R_2 = 500\Omega$ $C_L = 50 \text{ pF}$ $R_1 = R_2 = 500\Omega$ $C_L = 50 \text{ pF}$ $R_1 = R_2 = 500\Omega$ $C_L = 50 \text{ pF}$ $R_1 = R_2 = 500\Omega$ $C_L = 50 \text{ pF}$ $R_1 = R_2 = 500\Omega$ $C_L = 50 \text{ pF}$ $R_1 = R_2 = 500\Omega$ $C_L = 50 \text{ pF}$ $R_1 = R_2 = 500\Omega$ $C_L = 50 \text{ pF}$ $R_1 = R_2 = 500\Omega$ $C_L = 50 \text{ pF}$ $R_1 = R_2 = 500\Omega$ $C_L = 50 \text{ pF}$ $R_1 = R_2 = 500\Omega$ $R_1 = 50 \text{ pF}$ $R_1 = R_2 = 500\Omega$ $R_1 = 50 \text{ pF}$ $R_1 = R_2 = 500\Omega$ $R_1 = 50 \text{ pF}$ $R_1 = R_2 = 500\Omega$ $R_1 = 50 \text{ pF}$ $R_1 = R_2 = 500\Omega$ $R_1 = 50 \text{ pF}$ $R_1 = R_2 = 500\Omega$ $R_2 = 9$ $R_1 = R_2 = 500\Omega$ $R_2 = 8$ $R_2 = R_2 = 8R_2$ $R_1 = R_2 = 500\Omega$ $R_2 = 8R_2$ $R_1 = R_2 = 8R_2$ $R_2 = R_2$ $R_1 = R_2$ </th <th>MHz ns ns ns</th>	MHz ns ns ns
LOW-to-HIGH Level Output HPHLPropagation Delay Time HIGH-to-LOW Level Output $C_L = 50 \text{ pF}$ CBA or CABA or B $2$ $8.5$ $LPHL$ Propagation Delay Time LOW-to-HIGH Level OutputPropagation Delay Time HIGH-to-LOW Level Output $2$ $9$ $2$ $8.5$ $LPHL$ Propagation Delay Time HIGH-to-LOW Level OutputPropagation Delay Time HIGH-to-LOW Level Output $2$ $8.5$ $2$ $9$ $LPHL$ Propagation Delay Time HIGH-to-LOW Level Output $2$ $8$ $1$ $7$ $7$ $LPHL$ Propagation Delay Time HIGH-to-LOW Level Output $8BA \text{ or SAB}$ (Note 4) $A \text{ or B}$ $2$ $11$ $7$ $LPHL$ Propagation Delay Time 	ns
LOW-to-HIGH Level Output $C_L = 50 \text{ pF}$ $C_B \text{ or } CAB$ $A \text{ or } B$ $\left[ \begin{array}{c} 2 \\ 0 \end{array} \right] $ $8.5 \\ 2 \\ 9 \\ 2 \\ 9 \\ 2 \\ 2 \\ 9 \\ 2 \\ 2 \\ 9 \\ 2 \\ 2$	ns
Ippl IpplPropagation Delay Time HIGH-to-LOW Level Output29Ippl IpplPropagation Delay Time LOW-to-HIGH Level Output $A \text{ or } B$ $B \text{ or } A$ 28Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl Ippl <td></td>	
HIGH-to-LOW Level OutputImage: constraint of the second seco	
Lew to-HIGH Level OutputA or BB or A $2$ $8$ $t_{PHL}$ Propagation Delay Time HIGH-to-LOW Level Output $1$ $7$ $1$ $7$ $t_{PLH}$ Propagation Delay Time LOW-to-HIGH Level OutputSBA or SAB (Note 4)A or B $2$ $11$ $t_{PHL}$ Propagation Delay Time 	ns
LOW-to-HIGH Level OutputA or BB or A $2$ $3$ $t_{PHL}$ Propagation Delay Time HIGH-to-LOW Level Output1717 $t_{PLH}$ Propagation Delay Time LOW-to-HIGH Level OutputSBA or SAB (Note 4)A or B2111 $t_{PLH}$ Propagation Delay Time HIGH-to-LOW Level OutputNote 4)2911 $t_{PZH}$ Output Enable Time to HIGH Level Output29129 $t_{PZH}$ Output Disable Time from HIGH Level Output12912 $t_{PZL}$ Output Disable Time from LOW Level Output12912 $t_{PZL}$ Output Disable Time from LOW Level Output12912 $t_{PZL}$ Output Disable Time from LOW Level Output31111 $t_{PZH}$ Output Disable Time from LOW Level Output3111 $t_{PZH}$ Output Disable Time from LOW Level Output3111 $t_{PZH}$ Output Disable Time from LOW Level Output3111 $t_{PZH}$ Output Disable Time to HIGH Level Output3111	ns
tpHL       Propagation Delay Time HIGH-to-LOW Level Output       1       7         tpLH       Propagation Delay Time LOW-to-HIGH Level Output       1       7         tpHL       Propagation Delay Time LOW-to-HIGH Level Output       SBA or SAB       A or B       2       11       2         tpHL       Propagation Delay Time HIGH-to-LOW Level Output       Note 4)       2       9       2       9         tpZH       Output Enable Time to HIGH Level Output       0utput Disable Time from HIGH Level Output       3       16       2       9         tpLZ       Output Disable Time from HIGH Level Output       0utput Disable Time from LOW Level Output       3       16       2       9         tpLZ       Output Disable Time from LOW Level Output       3       11       3       11         tpZH       Output Disable Time from LOW Level Output       3       11       10         tpZ       Output Disable Time from LOW Level Output       3       11       11	
HIGH-to-LOW Level OutputIIII $t_{PLH}$ Propagation Delay Time LOW-to-HIGH Level OutputSBA or SAB (Note 4)A or B211 $t_{PHL}$ Propagation Delay Time HIGH-to-LOW Level OutputNote 4)292 $t_{PZH}$ Output Enable Time to HIGH Level Output29102 $t_{PZL}$ Output Disable Time from HIGH Level Output31629 $t_{PLZ}$ Output Disable Time from LOW Level Output2929 $t_{PZL}$ Output Disable Time from LOW Level Output31629 $t_{PZH}$ Output Disable Time from LOW Level Output31110 $t_{PZH}$ Output Disable Time from LOW Level Output0000 $t_{PZH}$ Output Disable Time from LOW Level Output0000 $t_{PZH}$ Output Disable Time from Low Level Output0000 $t_{PZH}$ O	
LOW-to-HIGH Level OutputSBA or SAB (Note 4)A or B $2$ $11$ $t_{PHL}$ Propagation Delay Time HIGH-to-LOW Level Output $2$ $9$ $2$ $9$ $t_{PZH}$ Output Enable Time to LOW Level Output $2$ $9$ $2$ $10$ $t_{PZL}$ Output Enable Time to LOW Level Output $3$ $16$ $2$ $9$ $t_{PHZ}$ Output Disable Time from HIGH Level Output $2$ $9$ $2$ $9$ $t_{PLZ}$ Output Disable Time from LOW Level Output $2$ $9$ $2$ $9$ $t_{PZH}$ Output Disable Time to HIGH Level Output $3$ $11$ $3$ $11$ $t_{PZH}$ Output Disable Time to HIGH Level Output $3$ $11$ $3$ $11$	ns
LOW-to-HIGH Level OutputSBA or SAB (Note 4)A or B211 $t_{PHL}$ Propagation Delay Time HIGH-to-LOW Level OutputNote 4)292 $t_{PZH}$ Output Enable Time to LOW Level Output $t_{PZL}$ Output Enable Time to LOW Level Output210 $t_{PLZ}$ Output Disable Time from HIGH Level Output $a_{10}$ $a_{10}$ $a_{10}$ $t_{PLZ}$ Output Disable Time from LOW Level Output $a_{10}$ $a_{10}$ $t_{PLZ}$ Output Disable Time from LOW Level Output $a_{10}$ $a_{10}$ $t_{PZH}$ Output Disable Time from LOW Level Output $a_{11}$ $a_{11}$ $t_{PZH}$ Output Disable Time from LOW Level Output $a_{11}$ $a_{11}$ $t_{PZH}$ Output Disable Time to HIGH Level Output $a_{11}$ $a_{11}$ $t_{PZH}$ Output Disable Time to HIGH Level Output $a_{11}$ $a_{11}$	
HIGH-to-LOW Level Output29 $t_{PZH}$ Output Enable Time to HIGH Level Output129 $t_{PZL}$ Output Enable Time to LOW Level Output316 $t_{PHZ}$ Output Disable Time from HIGH Level Output29 $t_{PLZ}$ Output Disable Time from LOW Level Output29 $t_{PLZ}$ Output Disable Time from LOW Level Output311 $t_{PZH}$ Output Disable Time to HIGH Level Output311	ns
HIGH-to-LOW Level Output $2$ $9$ $t_{PZH}$ Output Enable Time to HIGH Level Output $2$ $10$ $t_{PZL}$ Output Enable Time to LOW Level Output $3$ $16$ $t_{PHZ}$ Output Disable Time from HIGH Level Output $2$ $9$ $t_{PLZ}$ Output Disable Time from LOW Level Output $2$ $9$ $t_{PZH}$ Output Disable Time from LOW Level Output $3$ $11$ $t_{PZH}$ Output Disable Time to HIGH Level Output $3$ $11$	
to HIGH Level Output       tpzL     Output Enable Time to LOW Level Output       tpHZ     Output Disable Time from HIGH Level Output       tpLZ     Output Disable Time from LOW Level Output       tpLZ     Output Disable Time from LOW Level Output       tpZH     Output Disable Time to HIGH Level Output       tpZH     Output Disable Time to HIGH Level Output	ns
to HIGH Level Output       tpzL     Output Enable Time to LOW Level Output       tpHZ     Output Disable Time from HIGH Level Output       tpLZ     Output Disable Time from LOW Level Output       tpLZ     Output Disable Time from LOW Level Output       tpZH     Output Disable Time from LOW Level Output       tpZH     Output Disable Time from LOW Level Output       tpZH     Output Disable Time to HIGH Level Output	
tpzL     Output Enable Time to LOW Level Output       tpHZ     Output Disable Time from HIGH Level Output       tpLZ     Output Disable Time from LOW Level Output       tpZH     Output Disable Time from LOW Level Output       tpZH     Output Disable Time to HIGH Level Output       tpZH     Output Disable Time to HIGH Level Output	ns
to LOW Level Output       and the second seco	
tpHZ     Output Disable Time from HIGH Level Output       tpLZ     Output Disable Time from LOW Level Output       tpZH     Output Disable Time to HIGH Level Output       Quitput Disable Time to HIGH Level Output	ns
from HIGH Level Output     2     9 $t_{PLZ}$ Output Disable Time from LOW Level Output     2     9 $t_{PZH}$ Output Disable Time to HIGH Level Output     3     11	
from LOW Level Output     2     9       tpZH     Output Disable Time to HIGH Level Output     3     11       tory     Output Disable Time     1     1	ns
from LOW Level Output     2     9       tpZH     Output Disable Time to HIGH Level Output     3     11       to 72     Output Disable Time     11     11	
t <sub>PZH</sub> Output Disable Time to HIGH Level Output terry Output Disable Time	ns
to HIGH Level Output	
tezy Output Disable Time	ns
to LOW Level Output	ns
Tourz Output Disable Time Enable GAB B	
from HIGH Level Output 2 10	ns
tei z Qutput Disable Time	
2 11	ns
uppL2     Output Disable Time     2     11       from LOW Level Output     2     11   Note 4: These parameters are measured with the internal output state of the storage register opposite to that of the bus input.	ns

DM74AS651 • DM74AS652

t <sub>PLH</sub> Pi LC t <sub>PHL</sub> Pi Hi t <sub>PLH</sub> Pi	aximum Clock Frequency ropagation Delay Time DW-to-HIGH Level Output ropagation Delay Time IGH-to-LOW Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_1 = R_2 = 500\Omega$ $C_L = 50 \text{ pF}$			00		
t <sub>PHL</sub> Pi t <sub>PLH</sub> Pi	OW-to-HIGH Level Output ropagation Delay Time				90		M
t <sub>PHL</sub> Pi Hi t <sub>PLH</sub> Pi	ropagation Delay Time	$C_L = 50 \text{ pF}$			2	8.5	n
HI t <sub>PLH</sub> Pi			CBA or CAB	A or B	2	0.5	10
t <sub>PLH</sub> Pi	IGH-to-LOW Level Output		CBA OI CAB	A or B	2	9	n
					2	3	
1.0	ropagation Delay Time				2	9	n
	OW-to-HIGH Level Output		A or B	B or A	2	Ŭ	T N
t <sub>PHL</sub> Pi	ropagation Delay Time			2 0.77	1	7	ns
	IGH-to-LOW Level Output					-	
	ropagation Delay Time				2	11	ns
LC	OW-to-HIGH Level Output		SBA or SAB	A or B	-		
	ropagation Delay Time		(Note 5)		2	9	ns
	IGH-to-LOW Level Output				-	Ũ	
t <sub>PZH</sub> O	utput Enable Time				2	10	ns
	HIGH Level Output	_					
	utput Enable Time				3	16	ns
	LOW Level Output		Enable GBA	А	Ľ		
	utput Disable Time				2	9	ns
	om HIGH Level Output					-	
	utput Disable Time				2	9	ns
	om LOW Level Output						
	utput Disable Time				3	11	ns
	HIGH Level Output						
	utput Disable Time				3	16	ns
	LOW Level Output		Enable GAB	В			
	utput Disable Time				2	10	ns
	om HIGH Level Output						
	utput Disable Time om LOW Level Output				2	11	ns

