


DM74LS166 8-Bit Parallel-In/Serial-Out Shift Registers

General Description

These parallel-in or serial-in, serial-out shift registers feature gated clock inputs and an overriding clear input. All inputs are buffered to lower the drive requirements to one normalized load, and input clamping diodes minimize switching transients to simplify system design. The load mode is established by the shift/load input. When high, this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse. When low, the parallel (broadside) data inputs are enabled and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on

the low-to-high-level edge of the clock pulse through a two-input NOR gate, permitting one input to be used as a clock-enable or clock-inhibit function. Holding either of the clock inputs high inhibits clocking; holding either low enables the other clock input. This allows the system clock to be free running, and the register can be stopped on command with the other clock input. The clock-inhibit input should be changed to the high level only while the clock input is high. A buffered, direct clear input overrides all other inputs, including the clock, and sets all flip-flops to zero.

Connection Diagram



Order Number DM74LS166WM or DM74LS166N See NS Package Number M16B or N16A

TL/F/6400-1

Function Table

Inputs						Internal		
Clear	Shift/	Clock	Clock	Serial	Parallel	Out	puts	Output Q _H
0.04.	Load	Inhibit	0.00.1	001141	A H	Q _A	Q_{B}	~п
L	Х	Х	Х	Х	Х	L	L	L
Н	X	L	L	X	X	Q _{A0}	Q_{B0}	Q _{H0}
Н	L	L	↑	X	ah	a	b	h
Н	H	L	↑	Н	X	H	Q_{An}	Q_{Gn}
Н	Н	L	↑	L	X	L	Q_{An}	Q_{Gn}
Н	X	Н	1	Х	X	Q _{A0}	Q _{B0}	Q _{H0}

- H = High Level (steady state), L = Low Level (steady state)
- X = Don't Care (any input, including transitions)
- \uparrow = Transition from low to high level
- $a\,\ldots\,h\,=\,$ The level of steady-state input at inputs A through H, respectively
- $Q_{A0},\,Q_{B0},\,Q_{H0}=\,\text{The level of }Q_{A},\,Q_{B},\,Q_{H},\,\text{respectively, before the indicated steady-state input conditions were established}$
- Q_{An} , Q_{Gn} , = The level of Q_{A} , Q_{G} , respectively, before the most recent \uparrow transition of the clock

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 7V Operating Free Air Temperature Range DM74LS 0° C to $+70^{\circ}$ C

Storage Temperature Range

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Paramet		DM74LS166			
Oymbo.	T di dine	raiametei		Nom	Max	Units
V _{CC}	Supply Voltage		4.75	5	5.25	V
V _{IH}	High Level Input Voltage		2			V
V _{IL}	Low Level Input Voltage				0.8	V
Гон	High Level Output Current				-0.4	mA
l _{OL}	Low Level Output Current				8	mA
f _{CLK}	Clock Frequency (Note 1) Clock Frequency (Note 2)		0		25	MHz
			0		20	MHz
t _W	Pulse Width (Note 6)		20			ns
		Clear	20			113
t _{SU}	Setup Time (Note 6)	Mode	30			ns
		Data	20] "
t _H	Hold Time (Note 6)		0			ns
T _A	Free Air Operating Temperature		0		70	°C

-65°C to +150°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 3)	Max	Units	
V_{I}	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 mA$			-1.5	V	
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	2.7	3.4		V	
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$		0.35	0.5	V	
		I _{OL} = 4 mA, V _{CC} = Min		0.25	0.4	1	
II	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$			0.1	mA	
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$			20	μΑ	
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-0.4	mA	
Ios	Short Circuit Output Current	V _{CC} = Max (Note 4)	-20		-100	mA	
I _{CC}	Supply Current	V _{CC} = Max (Note 5)		22	38	mA	

Note 1: $C_L = 15$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5V$. Note 2: $C_L = 50$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5V$.

Note 3: All typicals are at $V_{CC}=5V$, $T_A=25^{\circ}C$.

Note 4: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 5: With all outputs open, 4.5V applied to the serial input, all other inputs except the CLOCK grounded, I_{CC} is measured after a momentary ground, then 4.5V is applied to the CLOCK.


Note 6: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		From (Input) To (Output)	$R_L = 2 k\Omega$				
Symbol	Parameter		$C_L = 15 pF$		C _L = 50 pF		Units
			Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency		25		20		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Output	8	35		38	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Output	8	35		41	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Output	6	30		36	ns

Parameter Measurement Information

Voltage Waveforms



Test Table for Synchronous Inputs

Data Input for Test	Shift/Load	Output Tested (See Note C)		
H	0V	Q_H at T_{N+1}		
Serial Input	4.5V	Q_H at T_{N+8}		

Note A: The clock pulse has the following characteristics: $t_{W(clock)} \ge 20$ ns and PRR = 1 MHz. The clear pulse has the following characteristics: $t_{W(clear)} \ge 20$ ns and $t_{HOLD} = 0$ ns. When testing t_{MAX} , vary the clock PRR.

Note B: A clear pulse is applied prior to each test.


Note C: Propagation delay times (t_{PLH}) and t_{PHL} are measured at t_{n+1} . Proper shifting of data is verified at t_{n+8} with a functional test.

Note D: $t_n = bit time before clocking transition$


 $t_{n+1} = \text{bit time after one clocking transition}$


 $t_{n+8} = bit time after eight clocking transitions$

Note E: $V_{REF} = 1.3V$.




Timing Diagram





Physical Dimensions inches (millimeters) (Continued)



16-Lead Molded Dual-In-Line Package (N) Order Number DM74LS166N NS Package Number N16E

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 **National Semiconductor** Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408