

54LS83A/DM54LS83A/DM74LS83A 4-Bit Binary Adders with Fast Carry

General Description


These full adders perform the addition of two 4-bit binary numbers. The sum (Σ) outputs are provided for each bit and the resultant carry (C4) is obtained from the fourth bit. These adders feature full internal look ahead across all four bits. This provides the system designer with partial lookahead performance at the economy and reduced package count of a ripple-carry implementation.


The adder logic, including the carry, is implemented in its true form meaning that the end-around carry can be accomplished without the need for logic or level inversion.

Features

- Full-carry look-ahead across the four bits
- Systems achieve partial look-ahead performance with the economy of ripple carry
- Typical add times
 - Two 8-bit words 25 ns
 - Two 16-bit words 45 ns
- Typical power dissipation per 4-bit adder 95 mW
- Alternate Military/Aerospace device (54LS83A) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram





© 1995 National Semiconductor Corporation TL/F/6378

RRD-B30M105/Printed in U. S. A.

www.DataSheet4U.com

May 1989

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM54LS and 54LS	-55°C to +125°C
DM74LS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54LS83	Α		Units			
Cymbol	i arameter	Min	Nom	Max	Min	Nom	Max		
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V	
V _{IH}	High Level Input Voltage	2			2			V	
V _{IL}	Low Level Input Voltage			0.7			0.8	V	
I _{OH}	High Level Output Current			-0.4			-0.4	mA	
I _{OL}	Low Level Output Current			4			8	mA	
Τ _Α	Free Air Operating Temperature	-55		125	0		70	°C	

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	nbol Parameter Conditions			Min	Typ (Note 1)	Мах	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V
V _{OH}	High Level Output	$V_{CC} = Min, I_{OH} = Max$	DM54	2.5	3.4		v
	Voltage V _{IL} = I	$V_{IL} = Max, V_{IH} = Min$	L = Max, V _{IH} = Min DM74		3.4		v
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$	DM54		0.25	0.4	V
		$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0.5	
		$I_{OL} = 4 \text{ mA}, V_{CC} = Min$	DM74		0.25	0.4	
I _I	Input Current @ Max Input Voltage	$V_{CC} = Max$ $V_{I} = 7V$	A or B			0.2	mA
			C0			0.1	
IIH	High Level Input Current	$V_{CC} = Max$ $V_{I} = 2.7V$	A or B			40	μΑ
			C0			20	
IIL	Low Level Input Current	$V_{CC} = Max$ $V_{I} = 0.4V$	A or B			-0.8	mA
			C0			-0.4	
los	Short Circuit Output Current	V _{CC} = Max	DM54	-20		-100	mA
		(Note 2)	DM74	-20		-100	
I _{CC1}	Supply Current	V _{CC} = Max (Note 3)			19	34	mA
I _{CC2}	Supply Current	V _{CC} = Max (Note 4)			22	39	mA

Note 1: All typicals are at $V_{CC}\,=\,5V,\,T_{A}\,=\,25^{\circ}C.$

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC1} is measured with all outputs open, all B inputs low and all other inputs at 4.5V, or all inputs at 4.5V.

Note 4: I_{CC2} is measured with all outputs open and all inputs grounded.

						$A = 25^{\circ}$ C (See Section 1 for Test Waveforms and Outp $R_L = 2 k\Omega$				
Symbol	Parameter			From (Input) To (Output)	C _L =	C _L = 15 pF		50 pF	Units	
				(Min	Max	Min	Max		
t _{PLH}	Propagation Delay Time Low to High Level Output			C0 to $\Sigma1$ or $\Sigma2$		24		28	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output			C0 to $\Sigma1$ or $\Sigma2$		24		30	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output			C0 to Σ3		24		28	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output			C0 to Σ3		24		30	ns	
t _{PLH}		ation Delay Ti High Level Ou		C0 to Σ4		24		28	ns	
t _{PHL}	Propaga	ation Delay Ti Low Level Ou	me	C0 to Σ4		24		30	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output		me	A _i , B _i to Σ _i		24		28	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output		me	A_i, B_i to Σ_i		24		30	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output		me	C0 to C4		17		24	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output		me	C0 to C4		17		25	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output		me	A _i , B _i to C4		17		24	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output			A _i , B _i to C4		17		26	ns	
Truth [·]	Table		· .		-	-	1			
						Out	puts			
	Inp	outs		When C0 =	= L		When C0 = H			
				When C2 = L			When (
A1 A3	B1 B3	A2 A4	B2 B4	Σ1 Σ3	Σ2 Σ4	C2 C4	Σ1 Σ3	Σ2 Σ4	C2	
L	L	L	L	L	L	L	н	L	L	
н	L		L	Н			L	н	L	
L H			Н			L	H	L		
L	L	L H	L		H H		H H	H		
н	L		1.			1 .		H	L	
		H H	L	Н	Н Н				H H	
				1 11	1 11	<u>ا</u>			н п	
L	н н		1	1 1	1	μ	μ –	1 1	ы	
L H	н	н	L	L	L H	н	н	L	н	
L H L	H L	H L	н	L	н	L	н	н	L	
L H L H	H L L	H L L	н н	L	н н	L	H	H L	L H	
L H L H L	H L L H	H L L	H H H	L H H	H H H	L L L	H L L	H L L	L H H	
L H L H	H L L	H L L	н н	L	н н	L	H	H L	L H	

 $\mathsf{H} \ = \ \mathsf{High} \ \mathsf{Level}, \ \mathsf{L} \ = \ \mathsf{Low} \ \mathsf{Level}$

н

L

н

L

Н

н

н

н

н

н TL/F/6378-3

н

н

Note: Input conditions at A1, B1, A2, B2, and C0 are used to determine outputs $\Sigma1$ and $\Sigma2$ and the value of the internal carry C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs $\Sigma3$, $\Sigma4$, and C4.

н

н

L

L

L

н

н

н

Н

L

L

н

н


н


н


н


н

н









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.