

August 1991

## DM74LS952 (DM86LS52) Dual Rank 8-Bit TRI-STATE® Shift Register


### General Description

These circuits are TRI-STATE, edge-triggered, 8-bit I/O registers in parallel with 8-bit serial shift registers which are capable of operating in any of the following modes: parallel load from I/O pins to register "A", parallel transfer down from register "A" to serial shift register "B", parallel transfer up from shift register "B" to register "A", serial shift of register "B", synchronously clear. Since the registers are edge-triggered by the positive transition of the clock, the control lines which determine the mode or operation are completely independent of the logic level applied to the clock. Designed for bus-oriented systems, these circuits have their TRI-STATE inputs and outputs on the same pins.

### Features

- Registers are edge-triggered by the positive transition of the clock
- All inputs are PNP transistors
- Input disable dominates over output disable
- Output high impedance state does not impede any other mode of operation
- 8-bit I/O pins are TRI-STATE buffers
- Typical shift frequency is 36 MHz
- Typical power dissipation is 305 mW
- All control inputs are active when in an "L" logic state
- Devices can be cascaded into N-bit word

### Connection Diagram



### Pin Description

DIS<sub>O</sub>—Output disable  
 I<sub>S</sub>—Serial input  
 DIS<sub>I</sub>—Input disable  
 DIS<sub>TU</sub>—Transfer up disable  
 DIS<sub>TD</sub>—Transfer down disable  
 DIS<sub>S</sub>—Shift disable  
 O<sub>S</sub>—Serial output  
 CLK—Clock  
 GND—Ground  
 I/O 1 . . . I/O 8—8-bit I/O pins  
 V<sub>CC</sub>—Supply Voltage

Order Number DM74LS952N or DM86LS52N  
 See NS Package Number N18A

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

**Absolute Maximum Ratings** (Note)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range DM74LS/DM86LS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

**Recommended Operating Conditions**

Symbol	Parameter	Min	Typ	Max	Units
V <sub>CC</sub>	Supply Voltage	4.75	5	5.25	V
V <sub>IH</sub>	High-Level Input Voltage	2			V
V <sub>IL</sub>	Low-Level Input Voltage			0.8	V
I <sub>OH</sub>	High-Level Output Current			-5.2	mA
I <sub>OL</sub>	Low-Level Output Current			16	mA
f <sub>CLOCK</sub>	Clock Frequency (Note 5)	0		25	MHz
Clock Pulse	High Pulse Width (Note 5)	25	17		ns
	Low Pulse Width (Note 5)	15	7		ns
t <sub>SET-UP</sub>	Data Set-Up Time (Note 5)	10			ns
t <sub>HOLD</sub>	Data Hold Time (Note 5)	0			ns
T <sub>A</sub>	Free Air Operating Temperature	0		70	°C

**Electrical Characteristics** over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions (1)	Min	Typ (2)	Max	Units
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = -18 mA			-1.5	V
V <sub>OH</sub>	High-Level Output Voltage	V <sub>CC</sub> = Min, V <sub>IH</sub> = 2V, V <sub>IL</sub> = V <sub>IL</sub> Max	I <sub>OH</sub> = -5.2 mA	2.4		V
V <sub>OL</sub>	Low-Level Output Voltage	V <sub>CC</sub> = Min, V <sub>IH</sub> = 2V, V <sub>IL</sub> = V <sub>IL</sub> Max	I <sub>OL</sub> = 8 mA	0.25	0.4	V
			I <sub>OL</sub> = 16 mA	0.35	0.5	
I <sub>I</sub>	Input Current at Maximum Input Voltage	V <sub>CC</sub> = Max, V <sub>I</sub> = 5.5V			0.1	mA
I <sub>IH</sub>	High-Level Input Current	V <sub>CC</sub> = Max, V <sub>I</sub> = 2.7V			20	μA
I <sub>IL</sub>	Low-Level Input Current	V <sub>CC</sub> = Max, V <sub>I</sub> = 0.4V			-50	μA
I <sub>OS</sub>	Short-Circuit Output Current	V <sub>CC</sub> = Max (3)	-20		-100	mA
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max (4)		61	99	mA
I <sub>OFF</sub>	TRI-STATE I/O Current	V <sub>CC</sub> = Max, V <sub>IH</sub> = 2V	V <sub>O</sub> = 2.4V		20	μA
			V <sub>O</sub> = 0.4V		-20	

**Note 1:** For conditions shown as min or max, use the appropriate value specified under recommended operating conditions.

**Note 2:** All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

**Note 3:** Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.


**Note 4:** I<sub>CC</sub> is measured with serial output open, the clock and shift disable input at 2.4V. All other control inputs and I/O pins grounded.

**Note 5:** T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5V.

**Switching Characteristics** at  $V_{CC} = 5V$  and  $T_A = 25^\circ C$

Symbol	Parameter	Conditions	Min	Max	Units
$f_{MAX}$	Maximum Clock Frequency	$C_L = 15\text{ pF}, R_L = 1\text{ k}\Omega$	25		MHz
$t_{PLH}$	Propagation Delay Time, Low-to-High-Level from Clock to Any Outputs		7	33	ns
$t_{PHL}$	Propagation Delay Time, High-to-Low Level from Clock to Any Output		10	48	ns
$t_{ENABLE}$	Enable Time from Any Control Inputs		5	24	ns
$t_{DISABLE}$	Disable Time from Any Control Inputs		6	27	ns
$t_{PZH}$	Output Enable Time to High Level		5	23	ns
$t_{PZL}$	Output Enable to Low Level		4	18	ns
$t_{PHZ}$	Output Disable Time from High Level	$C_L = 5\text{ pF}, R_L = 1\text{ k}\Omega$	5	23	ns
$t_{PLZ}$	Output Disable Time from Low Level		6	27	ns

**Logic Diagram**



**Function Table**

Table I

DI <sub>0</sub>	DI <sub>1</sub>	DI <sub>2</sub>	DI <sub>3</sub>	DI <sub>4</sub>	DI <sub>5</sub>	DIS <sub>TU</sub>	DIS <sub>TD</sub>	DIS <sub>S</sub>	CLK	I <sub>S</sub>	8-Bit I/O Pins	Content of Upper Reg. "A"								Content of Lower Serial Shift Reg. "B"								O <sub>S</sub>	Comments
												A1	A2	A3	A4	A5	A6	A7	A8	B1	B2	B3	B4	B5	B6	B7	B8		
H	H	H	H	H	H	H	H	H	X	X	Hi-Z	a1	a2	a3	a4	a5	a6	a7	a8	b1	b2	b3	b4	b5	b6	b7	b8	b8	Stable state Entering data from I/O to reg. "A"
L	L	L	L	L	L	L	L	L	X	X	Output	a1	a2	a3	a4	a5	a6	a7	a8	b1	b2	b3	b4	b5	b6	b7	b8	b8	
X	L	L	L	L	L	L	L	L	↑	X	Input	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	I <sub>4</sub>	I <sub>5</sub>	I <sub>6</sub>	I <sub>7</sub>	I <sub>8</sub>	b1	b2	b3	b4	b5	b6	b7	b8	b8	
H	H	L	L	L	L	L	L	L	↑	X	Hi-Z	b1	b2	b3	b4	b5	b6	b7	b8	b1	b2	b3	b4	b5	b6	b7	b8	b8	Transfer data up from reg. "B" to reg. "A" Reg. "A" will OR data from I/O to reg. "B"
L	L	L	L	L	L	L	L	L	↑	X	Output	b1	b2	b3	b4	b5	b6	b7	b8	b1	b2	b3	b4	b5	b6	b7	b8	b8	
X	L	L	L	L	L	L	L	L	↑	X	Input	←	←	←	←	DOR	→	→	→	b1	b2	b3	b4	b5	b6	b7	b8	b8	
H	H	H	H	H	L	X	X	X	↑	X	Hi-Z	a1	a2	a3	a4	a5	a6	a7	a8	a1	a2	a3	a4	a5	a6	a7	a8	a8	Transfer data down from reg. "A" to reg. "B" Entering data and transfer down
L	L	L	L	L	L	L	L	L	↑	X	Output	a1	a2	a3	a4	a5	a6	a7	a8	a1	a2	a3	a4	a5	a6	a7	a8	a8	
X	L	L	L	L	L	L	L	L	↑	X	Input	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	I <sub>4</sub>	I <sub>5</sub>	I <sub>6</sub>	I <sub>7</sub>	I <sub>8</sub>	a1	a2	a3	a4	a5	a6	a7	a8	a8	
H	H	L	L	L	L	L	L	L	↑	X	Hi-Z	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	(1) Synchronously clear both registers to logic "L" level (2) Enter data to reg. "A" clear reg. "B"	
L	L	L	L	L	L	L	L	L	↑	X	Output	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L		
X	L	L	L	L	L	L	L	L	↑	X	Input	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	I <sub>4</sub>	I <sub>5</sub>	I <sub>6</sub>	I <sub>7</sub>	I <sub>8</sub>	L	L	L	L	L	L	L	L		
H	H	L	L	L	L	L	L	L	↑	d	Hi-Z	a1	a2	a3	a4	a5	a6	a7	a8	d	b1	b2	b3	b4	b5	b6	b7	b7	Serial shifting in the lower reg. "B" Entering data and serial shifting
L	L	L	L	L	L	L	L	L	↑	d	Output	a1	a2	a3	a4	a5	a6	a7	a8	d	b1	b2	b3	b4	b5	b6	b7	b7	
X	L	L	L	L	L	L	L	L	↑	d	Input	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	I <sub>4</sub>	I <sub>5</sub>	I <sub>6</sub>	I <sub>7</sub>	I <sub>8</sub>	d	b1	b2	b3	b4	b5	b6	b7	b7	
H	H	L	L	L	L	L	L	L	↑	d	Hi-Z	b1	b2	b3	b4	b5	b6	b7	b8	d	b1	b2	b3	b4	b5	b6	b7	b7	Transfer up and serial shifting DOR function and serial shifting
L	L	L	L	L	L	L	L	L	↑	d	Output	b1	b2	b3	b4	b5	b6	b7	b8	d	b1	b2	b3	b4	b5	b6	b7	b7	
X	L	L	L	L	L	L	L	L	↑	d	Input	←	←	←	←	DOR	→	→	→	d	b1	b2	b3	b4	b5	b6	b7	b7	

X ≡ Don't Care

Hi-Z/Output/Input/ ≡ High impedance state/output state/input state


a1... a8/b1... b8 ≡ The content of the upper register "A"/the lower serial shift register "B" before the most recent ↑ transition of the clock

I<sub>1</sub>... I<sub>8</sub> ≡ The level of steady state inputs of the I/O pins


DOR ≡ "Data ORing function" ORing data from both I/O pins and register "B"; i.e., I<sub>1</sub> + b1, I<sub>2</sub> + b2, I<sub>3</sub> + b3 ... I<sub>8</sub> + b8

d ≡ Data of the serial input

### Timing Diagram




CONTENT OF LOWER SERIAL SHIFT REGISTER




TL/F/6437-3

### AC Test Circuit and Switching Time Waveforms



TL/F/6437-4




TL/F/6437-5


All input pulses are supplied by generators having  $t_r \leq 15$  ns,  $t_f \leq 6$  ns, PRR  $\leq 1$  MHz,  $Z_{OUT} \approx 50\Omega$ .

### Cascading Packages


#### Cascading Packages for N-Bit Word



TL/F/6437-6



## DM74LS952 (DM86LS52) Dual Rank 8-Bit TRI-STATE Shift Register

**Physical Dimensions** inches (millimeters)

**18-Lead Molded Dual-In-Line Package (N)**  
**Order Number DM74LS952N or DM86LS52N**  
**NS Package Number N18A**

**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
 1111 West Bardin Road  
 Arlington, TX 76017  
 Tel: (800) 272-9959  
 Fax: (800) 737-7018

**National Semiconductor Europe**  
 Fax: (+49) 0-180-530 85 86  
 Email: cnjwge@tevm2.nsc.com  
 Deutsch Tel: (+49) 0-180-530 85 85  
 English Tel: (+49) 0-180-532 78 32  
 Français Tel: (+49) 0-180-532 93 58  
 Italiano Tel: (+49) 0-180-534 16 80

**National Semiconductor Hong Kong Ltd.**  
 19th Floor, Straight Block,  
 Ocean Centre, 5 Canton Rd.  
 Tsimshatsui, Kowloon  
 Hong Kong  
 Tel: (852) 2737-1600  
 Fax: (852) 2736-9960

**National Semiconductor Japan Ltd.**  
 Tel: 81-043-299-2309  
 Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.