

5-Bit Shift Registers


General Description

These shift registers consist of five R-S master-slave flip-flops connected to perform parallel-to-serial or serial-to-parallel conversion of binary data. Since both inputs and outputs for all flip-flops are accessible, parallel-in/parallel-out or serial-in/serial-out operation may also be performed.

All flip-flops are simultaneously set to a low output level by applying a low-level voltage to the clear input while the preset is low. Clearing is independent of the level of the clock input.

The register may be parallel loaded by using the clear input in conjunction with the preset inputs. After clearing all stages to low output levels, data to be loaded is applied to the individual preset inputs (A, B, C, D, and E) and a high-level load pulse is applied to the preset enable input. Presetting is also independent of the level of the clock input.

Connection Diagram



5496(J), (W); 7496(J), (N), (W);
54LS96/74LS96(J), (N), (W)

Truth Table

CLEAR	RESET ENABLE	INPUTS					OUTPUTS				
		RESET					CLOCK	SERIAL	Q _A	Q _B	Q _C
L	L	X	X	X	X	X	X		L	L	L
L	X	L	L	L	L	X	X	L	L	L	L
H	H	H	H	H	H	X	X	H	H	H	H
H	H	L	L	L	L	L	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}
H	H	H	L	H	L	L	X	H	Q _{B0}	H	Q _{D0}
H	L	X	X	X	X	L	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{E0}
H	L	X	X	X	X	↑	H	H	Q _{An}	Q _{Bn}	Q _{Cn}
H	L	X	X	X	X	↑	L	L	Q _{An}	Q _{Bn}	Q _{Cn}

H = high level (steady state), L = low level (steady state)

X = don't care (any input, including transitions)

↑ = transition from low to high level

Q_{A0}, Q_{B0}, etc. = the level of Q_A, Q_B, etc., respectively before the indicated steady state input conditions were established.

Q_{An}, Q_{Bn}, etc. = the level of Q_A, Q_B, etc., respectively before the most recent ↑ transition of the clock.

Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	CONDITIONS	DM54/74			DM54LS/74LS			UNITS	
		96			LS96				
		MIN	TYP(1)	MAX	MIN	TYP(1)	MAX		
V_{IH}	High Level Input Voltage		2		2		2	V	
V_{IL}	Low Level Input Voltage				DM54	0.8	0.7	V	
					DM74	0.8	0.8		
V_I	Input Clamp Voltage	$V_{CC} = \text{Min}$	$I_I = -12 \text{ mA}$			-1.5		V	
			$I_I = -18 \text{ mA}$				-1.5		
I_{OH}	High Level Output Current					-400	-400	μA	
V_{OH}	High Level Output Voltage	$V_{CC} = \text{Min}, V_{IH} = 2\text{V}$	DM54	2.4	3.4	2.5	3.5	V	
		$V_{IL} = \text{Max}, I_{OH} = -400\mu\text{A}$	DM74	2.4	3.4	2.7	3.5		
I_{OL}	Low Level Output Current				DM54	16	4	mA	
					DM74	16	8		
V_{OL}	Low Level Output Voltage	$V_{CC} = \text{Min}$	$I_{OL} = \text{Max}$	DM54	0.2	0.4	0.25	V	
		$V_{IH} = 2\text{V}$	DM74	0.2	0.4	0.35	0.5		
		$V_{IL} = \text{Max}$	DM74			0.25	0.4		
I_I	Input Current at Maximum Input Voltage	$V_{CC} = \text{Max}$	$V_I = 5.5\text{V}$			1		mA	
			$V_I = 7\text{V}$				0.1		
I_{IH}	High Level Input Current	Any Input Except Preset Enable	$V_{CC} = \text{Max}$			40		μA	
		Preset Enable		$V_I = 2.4\text{V}$			20		
				$V_I = 2.7\text{V}$		200			
				$V_I = 2.4\text{V}$			20		
I_{IL}	Low Level Input Current	Any Input Except Preset Enable	$V_{CC} = \text{Max}, V_I = 0.4\text{V}$			-1.6	-0.4	mA	
		Preset Enable				-8	-2		
I_{OS}	Short Circuit Output Current	$V_{CC} = \text{Max}(2)$	DM54	-20	-57	-30	-130	mA	
			DM74	-18	-57	-30	-130		
I_{CC}	Supply Current	$V_{CC} = \text{Max}(3)$	DM54	48	68	12	20	mA	
			DM74	48	79	12	20		


Notes

- (1) All typical values are at $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$.
- (2) Not more than one output should be shorted at a time, and for DM54LS/74LS duration of short circuit should not exceed one second.
- (3) I_{CC} is measured with the clear input grounded and all other inputs and outputs open.

Switching Characteristics $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$

PARAMETER	DM54/74			DM54LS/74LS			UNITS	
	96			LS96				
	CONDITIONS	MIN	TYP	MAX	CONDITIONS	MIN	TYP	MAX
f_{max}	Maximum Shift Frequency		10			10		MHz
t_{PLH}	Propagation Delay Time, Low-to-High Level Output From Clock		25	40		25	40	ns
t_{PHL}	Propagation Delay Time, High-to-Low Level Output From Clock		25	40		25	40	ns
t_{PLH}	Propagation Delay Time, Low-to-High Level Output From Preset or Preset Enable	$C_L = 15 \text{ pF}, R_L = 400\Omega$	25	35		28	35	ns
t_{PHL}	Propagation Delay Time, High-to-Low Level Output From Clear			55			55	ns
$t_W(CLOCK)$	Width of Clock Input Pulse		35			35		ns
t_W	Width of Preset and Clear Input Pulse		30			30		ns
t_{SETUP}	Serial Input Setup Time		30			30		ns
t_{HOLD}	Serial Input Hold Time		0			0		ns

Logic Diagram



Timing Diagram

