National Semiconductor

DM74S161/DM74S163 Synchronous 4-Bit Binary Counters


General Description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. They are 4-bit binary counters. The carry output is decoded by means of a NOR gate, thus preventing spikes during the normal counting mode of operation. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count enable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable input. The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both countenable inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the Q_A output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages.

Features

- Synchronously programmable
- Internal look-ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- Load control line
- Diode-clamped inputs



© 1995 National Semiconductor Corporation TL/F/6471

RRD-B30M105/Printed in U. S. A.

February 1992

Absolute Maximum Ratings (Note)

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	-65° C to $+150^{\circ}$ C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions See Section 1 for Test Waveforms and Output Load

Symbol	Paramet	ter	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.75	5	5.25	V
V _{IH}	High Level Input Voltage		2			v
VIL	Low Level Input Voltage				0.8	v
I _{OH}	High Level Output Current	t			-1	mA
I _{OL}	Low Level Output Current			20	mA	
f _{CLK}	Clock Frequency (Note 1)	0		40	MHz	
	Clock Frequency (Note 2)		0		35	
tw	Pulse Width (Note 1)	Clock	10			
		Clear (Note 4)	10			ns
	Pulse Width (Note 2)	Clock	12			
		Clear (Note 4)	12			
t _{SU}	Setup Time (Note 1)	Data	4			
		Enable P or T	12			
		Load	14			
		Clear (Note 3)	14			ns
	Setup Time (Note 2) Data		5			
		Enable P or T	14			
		Load	16			
		Clear (Note 3)	16			
t _H	Hold Time (Note 1)	Data	3			
	Others		0			ns
	Hold Time (Note 2) Data		5			10
		2				
t _{REL}	Load or Clear Release Tir	12			ns	
	Load or Clear Release Tir	me (Note 2)	14			113
T _A	Free Air Operating Tempe	erature	0		70	°C

Note 1: $C_L = 15$ pF, $R_L = 280\Omega$, $T_A = 25^\circ C$ and $V_{CC} = 5V$. Note 2: $C_L = 50$ pF, $R_L = 280\Omega$, $T_A = 25^\circ C$ and $V_{CC} = 5V$.

Note 2: $O_L = 50$ pF, $H_L = 2003$, $T_A = 25$ C and $V_{CC} = 50$. Note 3: Applies only to the 'S163 which has synchronous clear inputs.


Note 4: Applies only to the 'S161 which has asynchronous clear inputs.


Symbol	Parameter	Conditions		м	in		yp ote 1)	Max	Units	
VI	Input Clamp Voltage	V _{CC} = Min	$V_{\text{CC}}=\text{Min},I_{\text{I}}=-18\text{mA}$						-1.2	V
V _{OH}	High Level Output Voltage	$\label{eq:VCC} \begin{split} V_{CC} &= \text{Min, } I_{OH} = \text{Max} \\ V_{IL} &= \text{Max, } V_{IH} = \text{Min} \end{split}$		2	7	3.4			v	
V _{OL}	Low Level Output Voltage	$\label{eq:V_CC} \begin{split} V_{CC} &= \text{Min, } I_{OL} = \text{Max} \\ V_{IH} &= \text{Min, } V_{IL} = \text{Max} \end{split}$						0.5	v	
lı	Input Current @ Max Input Voltage	V _{CC} = Max	1ax, V _I = 5.5V						1	mA
I _{IH}	Low Level Input	V _{CC} = Max	= Max CLK, Data						50	
	Current	$V_{I} = 2.7V$		Others	-10				-200	μΑ
I _{IL}	Low Level Input	V _{CC} = Max	< _	Enable T					-4	mA
	Current	$V_{I} = 0.5V$		Others					-2	
I _{OS}	Short Circuit Output Current	V _{CC} = Max (Note 2)	¢		-	40			-100	mA
ICC	Supply Current									
	Supply Current	$V_{CC} = Max$ CS at $V_{CC} = 5$		d T _A = 25°C	(See Sec	tion 1 f		95 t Wavefor	160 ms and Out	mA put Load)
Switchi	ing Characteristi	•	5V an				or Tes R_L =	t Wavefor 280 Ω	ms and Out	out Load)
		•	5V and Fro	d T _A = 25°C om (Input) (Output)	CL :	= 15 p	or Tes R _L = F	t Wavefor 280Ω C _L =	ms and Out _l	
Switchi Symbol	ing Characteristi Parameter	CS at V _{CC} = 5	5V and Fro	om (Input)	C _L : Min	= 15 p	or Tes R_L =	t Wavefor 280Ω C _L = Min	ms and Out	ut Load)
Switchi Symbol f _{MAX}	ing Characteristi Parameter Maximum Clock Frequen	CS at V _{CC} = 5	5V and Fro To	om (Input) (Output)	CL :	= 15 p	or Tes R _L = F	t Wavefor 280Ω C _L =	ms and Out _l	ut Load)
Switchi Symbol	ing Characteristi Parameter	CS at V _{CC} = 5	SV and Fro To	om (Input)	C _L : Min	= 15 p M	or Tes R _L = F	t Wavefor 280Ω C _L = Min	ms and Out _l	out Load)
Switchi Symbol f _{MAX}	Ing Characteristi Parameter Maximum Clock Freques Propagation Delay Time	CS at V _{CC} = 5	5V and Fro To C Rip	om (Input) (Output) Clock to	C _L : Min	= 15 p M	or Tes R _L = F lax	t Wavefor 280Ω C _L = Min	ms and Outp	Unit
Switchi Symbol f _{MAX} t _{PLH}	Ing Characteristi Parameter Maximum Clock Frequer Propagation Delay Time Low to High Level Outpu Propagation Delay Time	CS at V _{CC} = 5	Fro To C Rip C Rip C	om (Input) (Output) Clock to ople Carry Clock to	C _L : Min	= 15 p M	or Tes R _L = F lax	t Wavefor 280Ω C _L = Min	ms and Out	Unit MHz
Switchi Symbol f _{MAX} t _{PLH} t _{PHL}	Maximum Clock Frequent Propagation Delay Time Low to High Level Output Propagation Delay Time High to Low Level Output Propagation Delay Time	CS at V _{CC} = 5	Fro To C Rip C C C C	Clock to clock to clock to clock to clock to clock to clock to clock to	C _L : Min	= 15 p M	or Tes R L = F lax 25 25	t Wavefor 280Ω C _L = Min	ms and Out	Unit: MHz ns
Switchi Symbol f _{MAX} tpLH tpHL tpLH	Ing Characteristi Parameter Maximum Clock Frequen Propagation Delay Time Low to High Level Outpu Propagation Delay Time High to Low Level Outpu Propagation Delay Time Low to High Level Outpu Propagation Delay Time	CS at V _{CC} = 5	SV ann Fro To C Rip C Rip C C Rip C C En	Clock to pple Carry Clock to pple Carry Clock to Clock to Any Q Clock to	C _L : Min	= 15 p M	or Tes R L = F lax 25 25 15	t Wavefor 280Ω C _L = Min	ms and Out	Unit: MHz ns ns
Switchi Symbol f _{MAX} tPLH tPHL tPLH tPLH	Ing Characteristi Parameter Maximum Clock Freques Propagation Delay Time Low to High Level Outpu Propagation Delay Time High to Low Level Outpu Propagation Delay Time Low to High Level Outpu Propagation Delay Time High to Low Level Outpu Propagation Delay Time High to Low Level Outpu	CS at V _{CC} = 5	5V ann Fro To C Rip C Rip C C C C C C C C C C C C C C C C C C C	Clock to pple Carry Clock to pple Carry Clock to Any Q Clock to Any Q able T to	C _L : Min	= 15 p M 2 2 1 1 1	or Tes R L = F lax 225 15 15	t Wavefor 280Ω C _L = Min	ms and Out	Unit MHz ns ns ns


Note 1: All typicals are at $V_{CC}\,=\,5V,\,T_{A}\,=\,25^{\circ}C.$


Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 3: Propagation delay for clearing is measured from clear input for the 'S161 and from the clock input transition for the 'S163.











National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications