



Dual/Quad Gated Flip-Flops

General Description

The DM7511/8511 or the low-power versions DM75L11/85L11, are dual, gated, D-type flip-flops. Each flip-flop has its own clock, clear line, and two gated inputs. Both gate inputs must be low to enable data transfer to the output.

The DM7512/8512, and DM75L12/85L12 are dual, gated flip-flops which can operate in either a J-K mode, or as D-type flip-flops. They have a common clock and common, asynchronous clear, but have separate mode inputs such that one side can operate as J-K while the other side operates as a D-type flip-flop.


The DM7613/8613, and DM76L13/86L13 are quad, gated, D-type flip-flops with common clock, common clear, and gated input. When a high logic level is applied to the gated input, data entry to the flip-flop is inhibited.

Features

- Positive-edge triggered
- Do-nothing state
- Buffered inputs


Type	Typical Toggle Rate	Typical Power Dissipation
DM7511/8511	45 MHz	210 mW
DM75L11/85L11	9 MHz	17.5 mW
DM7512/8512	28 MHz	220 mW
DM75L12/85L12	10 MHz	16.0 mW
DM7613/8613	30 MHz	290 mW
DM76L13/86L13	7 MHz	28.5 mW

Connection Diagrams




7511 (J,W)
75L11 (J,W)

8511 (N)
85L11 (N)



7512 (J,W)
75L12 (J,W)

8512 (N)
85L12 (N)



7613 (J,W)
76L13 (J,W)

8613 (N)
86L13 (N)



Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

Parameter	Conditions	DM75 85			DM76 86			DM75L 85L11, 12			DM76L 86L13			Units
		11, 12			13									
		Min	Typ (1)	Max	Min	Typ (1)	Max	Min	Typ (1)	Max	Min	Typ (1)	Max	
V _{IH}	High Level Input Voltage	2			2			2					V	
V _{IL}	Low Level Input Voltage			0.8						0.8			V	
V _I	Input Clamp Voltage			-1.5						-1.5			V	
I _{OH}	High Level Output Current			-800						-800			μA	
V _{OH}	High Level Output Voltage	2.4			2.4			2.4					V	
I _{OL}	Low Level Output Current			16			Military			16			mA	
				16			Commercial			16			mA	
V _{OL}	Low Level Output Voltage			0.4			Military			0.4			V	
				0.4			Commercial			0.4			V	
I _I	Input Current at Maximum Input Voltage			1.0						1.0			mA	
I _{IH}	High Level Input Current			40						40			μA	
I _{IL}	Low Level Input Current			-1.6						-1.6			mA	
I _{OS}	Short Circuit Output Current	-18		-55	-18					-55	-3	-9	mA	
I _{CC}	Supply Current			42			11, L11			55			mA	
				44			12, L12			57			mA	
							13, L13			58			mA	

Note 1: All typical values are at V_{CC} = 5 V, T_A = 25 °C.

Note 2: Not more than one output should be shorted at a time.

Note 3: Supply current is measured with clear clock at 3 V, all other inputs at 0 V.



Switching Characteristics $V_{CC} = 5 V, T_A = 25^\circ C.$

Parameter	From	To	Conditions	DM75/85			DM75/85			DM76/86			Units
				11, L11			12, L12			13, L13			
				Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
f_{MAX}				30	45		20	28		20	30		MHz
t_{PLH}				6	9		6	10		5	7		
t_{PLH}	Clock	Q	$C_L = 15 pF, R_L = 400 \Omega$ (Standard)	14	20	20	21	35	17	24	24		ns
t_{PHL}	Clock	Q		55	95	95	35	70	41	60	60		ns
t_{PHL}	Clock	Q	$C_L = 50 pF, R_L = 4 k\Omega$ (Low Power)	19	30	30	26	40	22	33	33		ns
t_{PLH}	Clear	\bar{Q}		75	125	125	60	120	70	100	100		ns
$t_W(CLOCK)$				14	20	20	22	35	N/A	N/A	N/A		ns
$t_W(CLEAR)$				55	95	95	32	65	N/A	N/A	N/A		ns
t_{SETUP}				19	30	30	26	40	21	31	31		ns
				75	125	125	57	114	68	100	100		ns
				20	11		25	15	24	16	16		ns
				100	30		100	30	100	50	50		ns
				20	10		25	13	27	18	18		ns
				100	30		100	30	100	50	50		ns
				15	9		15	9	24	16	16		ns
				80	40		110	55	100	55	55		ns
				N/A	N/A		30	20		N/A	N/A		ns
				N/A	N/A		150	85		N/A	N/A		ns
				N/A	N/A		20	13		N/A	N/A		ns
				N/A	N/A		150	80		N/A	N/A		ns
				30	21		N/A	N/A	30	21	21		ns
				120	60		N/A	N/A	150	85	85		ns
				0			0		0				ns
				0			0		0				ns



Truth Tables

11, L11

D	G1	G2	CLR	Q_{n+1}	\bar{Q}_{n+1}
L	L	L	L	L	H
H	L	L	L	H	L
X	H	X	L	Q_n	\bar{Q}_n
X	X	H	L	Q_n	\bar{Q}_n
X	X	X	H	L	H^*

12, L12

J	K	M	Clear	Q_{n+1}
L	L	H	L	Q_n
H	L	H	L	H
L	H	H	L	L
H	H	H	L	\bar{Q}_n
X	X	L	L	D
X	X	X	H	L^*


13, L13

D	G	CLR	Q_{n+1}
H	L	L	H
L	L	L	L
X	H	L	Q_n
X	X	H	L^*


* Asynchronous Transition
X = Don't Care

Logic Diagrams

11, L11



12, L12





Logic Diagrams (Continued)

13, L13

