

Line Drivers/Receivers

DM7831/DM8831,DM7832/DM8832 TRI-STATE[™] line driver

general description

Through simple logic control, the DM7831/ DM8831, DM7832/DM8832 can be used as either a quad single-ended line driver or a dual differential line driver. They are specifically designed for party line (bus-organized) systems. The DM7832/ DM8832 does not have the V_{CC} clamp diodes found on the DM7831/DM8831.

The DM7831 & DM7832 are specified for operation over the -55° C to $+125^{\circ}$ C military temperature range. The DM8831 & DM8832 are specified for operation over the 0°C to $+70^{\circ}$ C temperature range.

features

- Series 54/74 compatible
- 17 ns propagation delay
- Very low output impedance—high driv. capability
- 40 mA sink and source currents
- Gating control to allow either single-ended or differential operation

 High impedance output state which allows many outputs to be connected to a common bus line.

mode of operation


To operate as a quad single-ended line driver apply logical "0"s to the Output Disable pins (to keep

the outputs in the normal low impedance mode) and apply logical "0"'s to both Differential/ Single-ended Mode Control inputs. All four channels will then operate independently and no signal inversion will occur between inputs and outputs.

To operate as a dual differential line driver apply logical "0"s to the Output Disable pins and apply at least one logical "1" to the Differential/Singleended Mode Control inputs. The inputs to the A channels should be connected together and the inputs to the B channels should be connected to In this mode the signals applied to the resulting inputs will pass non-inverted on the A_2 and B_2 outputs and inverted on the A_1 and B_1 outputs.

When operating in a bus-organized system with outputs tied directly to outputs of other

(continued)



Order Number DM7831J, DM8831J, DM7832J or DM8832J See Package 17 Order Number DM8831N or DM8832N See Package 23 Order Number DM7831W, DM8831W, DM7832W or DM8832W See Package 28

truth	tab	le	(Shown	for	А	Channels Only)	
-------	-----	----	--------	-----	---	----------------	--

"A" OUTPI	JT DISABLE	SINGLE	ENTIAL/ ENDED ONTROL	INPUT A1	OUTPUT A1	INPUT A2	OUTPUT A2
0	0	0	0	Logical "1" or Logical "0"	Same as Input A ₁	Logical ''1'' or Logical ''0''	Same as Input A ₂
0	0	X 1	1 X	Logical "1" or Logical "0"	Opposite of Input A ₁	Logical ''1'' or Logical ''0''	Same as Input A ₂
1 X	X 1	×	x	×	High impedance state	x	High impedance state

absolute maximum ratings

7V
5 5 V
5 5 V
-65°C to +150°C
-55°C to +125°C
0°C to +70°C
300°C
10 ms

electrical characteristics (Note 1)

					r	
PARAMETE		CONDITIONS	MIN	ТҮР	MAX	UNITS
Logical "1" Input Voltage	DM7831,DM7832 DM8831,DM8832	$V_{cc} = 4.75V$	2 0			v
Logical "0" Input Voltage	DM7831,DM7832 DM8831,DM8832	$\frac{V_{CC} = 45V}{V_{CC} = 475V}$			08	v
Logical ''1'' Output Voltage	DM7831,DM7832 DM8831,DM8832	$V_{CC} = 4.5V \qquad \begin{array}{c} I_0 = -40 \text{ mA} \\ I_0 = -2 \text{ mA} \end{array} \\ V_{CC} = 4.75V \qquad \begin{array}{c} I_0 = -40 \text{ mA} \\ I_0 = -40 \text{ mA} \end{array} \\ I_0 = -52 \text{ mA} \end{array}$	1 8 2 4 1 8 2 4	2 5 2 9		V V V V
Logical ''0'' Output Voltage	DM7831,DM7832 DM8831,DM8832	$ I_0 = 40 \text{ mA} \\ I_0 = 32 \text{ mA} \\ I_0 = 40 \text{ mA} \\ I_0 = 32 \text{ mA} $		0 29	0 50 .40 0 50 .40	
Logical "1" Input Current	DM7831,DM7832 DM8831,DM8832	$\frac{V_{CC} = 5.5V}{V_{CC} = 5.25V} \frac{V_{IN} = 5.5V}{V_{IN} = 2.4V}$			1 40	mΑ μA
Logical "0" Input Current	DM7831,DM7832 DM8831,DM8832	$\frac{V_{CC} = 5.5V}{V_{CC} = 5.25V}$ $V_{IN} = 0.4V$		-1.0	-16	mA
Output Disable Current	DM7831,DM7832 DM8831,DM8832	$\frac{V_{cc} = 5.5V}{V_{cc} = 5.25V}$ V ₀ = 2.4V or 0.4V	-40		40	μΑ
Output Short Circuit Current	DM7831,DM7832 DM8831,DM8832		-40 (Note 2	-100	-120 (Note 2)	mA
Supply Current	DM7831,DM7832 DM8831,DM8832	$\frac{V_{CC} = 5.5V}{V_{CC} = 5.25V}$	· · ·	65	90	mA
Input Diode Clamp Voltage		$V_{CC} = 5 \text{ OV}, T_A = 25^{\circ}\text{C}$ $I_{1N} = -12 \text{ mA}$			-15	v
Output Diode Clamp Voltage	DM7831, DM8831 DM7832, DM8832 DM7831, DM8831	$I_{OUT} = -12 \text{ mA}, V_{CC} = 5 \text{ OV}, T_A =$ $I_{OUT} = +12 \text{ mA}, V_{CC} = 5 \text{ OV}, T_A =$	25°C 25°C		-15 V _{cc} +15	V V
Propagation Delay to a Logica from Inputs A ₁ , A ₂ , B ₁ , B ₂ D tial Single-ended Mode Contro Outputs, t _{pd0}	ifferen-	$V_{CC} = 5 \text{ OV}, T_{A} = 25^{\circ} \text{C}$		13	25	ns
Propagation Delay to a Logica from Inputs A ₁ , A ₂ , B ₁ , B ₂ D tial Single-ended Mode Contro Outputs, t _{pd 1}	ıfferen-	$V_{CC} = 5.0V, T_{A} = 25^{\circ}C$		13	25	ns
	Delay from Disable Inputs to High Impedance State (from Logical "1" Level), t _{1 H}			6	12	ns
	Delay from Disable Inputs to High Impedance State (from Logical "0" Level), t _{OH}			14	22	ns
	Propagation Delay from Disable Inputs to Logical "1" Level (from High Impedance State), t _{H 1}			14	22	ns
Propagation Delay from Disabl to Logical "0" Level (from Hig Impedance State), t _{H O}		$V_{CC} = 5 \text{ OV}, T_A = 25^{\circ} \text{C}$		18	27	ns

DM7831/DM8831,DM7832/DM8832

4


Note 1: Unless otherwise specified min/max limits apply across the -55° C to $+125^{\circ}$ C temperature range for the DM7831, DM7832 and across the 0° C to 70° C temperature range for the DM8831, DM8832 All typicals are given for V_{CC} = 5.0V and T_A = 25° C.


Note 2: Applies for $T_A = 125^{\circ}C$ only Only one output should be shorted at a time

mode of operation (cont.)


DM7831/DM8831's, DM7832/DM8832's (Figure 1), all devices except one must be placed in the "high impedance" state. This is accomplished by ensuring that a logical "1" is applied to at least one of the Output Disable pins of each device which is to be in the "high impedance" state. A NOR gate was purposely chosen for this function since it is possible with only two DM5442/DM7442, BCD-to-decimal decoders, to decode as many as 100 DM7831/DM8831's, DM7832/DM8832's (Figure 2).


The unique device whose Disable inputs receive two logical "0" levels assumes the normal low impedance output state, providing good capacitive drive capability and waveform integrity especially during the transition from the logical "0" to logical "1" state. The other outputs—in the high impedance state—take only a small amount of leakage current from the low impedance outputs. Since the logical "1" output current from the selected device is 100 times that of a conventional Series 54/74 device (40 mA vs. 400 μ A), the output is easily able to supply that leakage current for several hundred other DM7831/DM8831's, DM7832/DM8832's and still have available drive for the bus line (Figure 3).





FOR DRIVING OTHER TTL INPUTS





DM7831/DM8831, DM7832/DM8832

4

