


**6-Bit Shift Registers**

**General Description**

These 6-bit shift registers feature J-K serial inputs, parallel outputs, and a direct overriding clear. All inputs are buffered to lower the input drive requirements to one standard DM74S load. Furthermore, shifting is

synchronous, and occurs on the positive-going edge of the clock pulse. These shift registers are particularly well-suited for very high speed data processing systems.

**Connection Diagram**




**Truth Table**

CLEAR	CLOCKS		INPUTS		OUTPUTS					
	1	2	J	K	Q1	Q2	Q3	Q4	Q5	Q6
					Q1 <sub>0</sub>	Q2 <sub>0</sub>	Q3 <sub>0</sub>	Q4 <sub>0</sub>	Q5 <sub>0</sub>	Q6 <sub>0</sub>
L	X	X	X	X	L	L	L	L	L	L
H	L	L	X	X	Q1 <sub>0</sub>	Q2 <sub>0</sub>	Q3 <sub>0</sub>	Q4 <sub>0</sub>	Q5 <sub>0</sub>	Q6 <sub>0</sub>
H	L	H	X	X	Q1 <sub>0</sub>	Q2 <sub>0</sub>	Q3 <sub>0</sub>	Q4 <sub>0</sub>	Q5 <sub>0</sub>	Q6 <sub>0</sub>
H	H	L	X	X	Q1 <sub>0</sub>	Q2 <sub>0</sub>	Q3 <sub>0</sub>	Q4 <sub>0</sub>	Q5 <sub>0</sub>	Q6 <sub>0</sub>
H	H	H	X	X	Q1 <sub>0</sub>	Q2 <sub>0</sub>	Q3 <sub>0</sub>	Q4 <sub>0</sub>	Q5 <sub>0</sub>	Q6 <sub>0</sub>
H	↑	L	L	L	L	L	L	L	L	L
H	↑	L	L	H	L	L	L	L	L	L
H	↑	L	H	L	L	L	L	L	L	L
H	↑	L	H	H	L	L	L	L	L	L
H	↑	L	L	L	L	L	L	L	L	L
H	↑	L	L	H	L	L	L	L	L	L
H	↑	L	H	H	L	L	L	L	L	L
H	↑	L	L	L	L	L	L	L	L	L
H	↑	L	L	H	L	L	L	L	L	L
H	↑	L	H	H	L	L	L	L	L	L
H	↑	L	H	X	X	Q1 <sub>N</sub>	Q2 <sub>N</sub>	Q3 <sub>N</sub>	Q4 <sub>N</sub>	Q5 <sub>N</sub>
H	↑	L	X	X	Q1 <sub>N</sub>	Q2 <sub>N</sub>	Q3 <sub>N</sub>	Q4 <sub>N</sub>	Q5 <sub>N</sub>	Q6 <sub>N</sub>
H	↑	L	X	X	Q1 <sub>N</sub>	Q2 <sub>N</sub>	Q3 <sub>N</sub>	Q4 <sub>N</sub>	Q5 <sub>N</sub>	Q6 <sub>N</sub>

DataSheet4U.com

Q1<sub>0</sub>, Q2<sub>0</sub>, etc. = The level of Q1, Q2, etc. before the indicated steady-state input conditions were established.  
 Q1<sub>N</sub>, Q2<sub>N</sub>, etc. = The level of Q1, Q2, etc. before the most-recent ↑ transition of the clock; indicates a 1-bit shift.

**Logic Diagram**



**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		CONDITIONS	DM85S			UNITS
			S50			
			MIN	TYP(1)	MAX	
$V_{IH}$	High Level Input Voltage		2			V
$V_{IL}$	Low Level Input Voltage				0.8	V
$V_I$	Input Clamp Voltage	$V_{CC} = \text{Min}, I_I = -18 \text{ mA}$			-1.2	V
$I_{OH}$	High Level Output Current				-1.0	mA
$V_{OH}$	High Level Output Voltage	$V_{CC} = \text{Min}, V_{IH} = 2\text{V}$ $V_{IL} = 0.8\text{V}, I_{OH} = -1 \text{ mA}$	2.7	3.4		V
$I_{OL}$	Low Level Output Current				20	mA
$V_{OL}$	Low Level Output Voltage	$V_{CC} = \text{Min}, V_{IH} = 2\text{V}$ $V_{IL} = 0.8\text{V}, I_{OL} = 20 \text{ mA}$			0.5	V
$I_I$	Input Current at Maximum Input Voltage	$V_{CC} = \text{Max}, V_I = 5.5\text{V}$			1	mA
$I_{IH}$	High Level Input Current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$			50	$\mu\text{A}$
$I_{IL}$	Low Level Input Current	$V_{CC} = \text{Max}, V_I = 0.5\text{V}$			-2	mA
$I_{OS}$	Short Circuit Output Current	$V_{CC} = \text{Max}(2)$	-40		-100	mA
$I_{CC}$	Supply Current	$V_{CC} = \text{Max}$		90	150	mA

## Notes

(1) All typical values are at  $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$ .

(2) Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

DataSheet4U.com

**Switching Characteristics**  $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$ 

PARAMETER		FROM	TO	CONDITIONS	DM85S			UNITS
					S50			
					MIN	TYP	MAX	
$f_{MAX}$	Maximum Clock Frequency				75	110		MHz
$t_{PLH}$	Propagation Delay Time, Low-to-High Level Output	Clock	Q or $\bar{Q}$	$C_L = 15 \text{ pF}, R_L = 280\Omega$		8	12	ns
$t_{PHL}$	Propagation Delay Time, High-to-Low Level Output	Clock	Q or $\bar{Q}$			12	18	ns
$t_{PLH}$	Propagation Delay Time, Low-to-High Level Output	Clear	$\bar{Q}$			10	15	ns
$t_{PHL}$	Propagation Delay Time, High-to-Low Level Output	Clear	Q			13	20	ns