

DAVICOM Semiconductor, Inc.

DM8806/DM8806I

6-Port 10/100Mb Fast Ethernet Smart Switch

DATA SHEET

Preliminary

Version: DM8806-14-3-DS-P02 January 9, 2013



CONTENT

1.	Gene	eral Description	9
2.	Bloc	k Diagram	9
3.		ures	
4.	Pin (Configuration	12
4.	1	Pin Diagram	12
4.	2	Pin Description	
	4.2.1	LED Pins	
	4.2.2	EEPROM Interface	
	4.2.3	Clock Interface	
	4.2.4	Network Interface	16
	4.2.5	Port 4 MAC MII/RevMII/RMII and PHY MII/RMII Interfaces	17
	4.2.6	Port 5 MAC Interfaces	
	4.2.7	Miscellaneous Pins	22
	4.2.8	Power Pins	23
4.	3	Strap Pins Table	24
5.	Cont	rol and Status Register Set	26
5.	1	Register Table	26
5.	2	Internal PHY Registers	32
	5.2.1	Port 0~4 PHY Control Register	32
	5.2.2	Port 0~4 PHY Status Register	33
	5.2.3	Port 0~4 PHY Identifier 1 Register	34
	5.2.4	Port 0~4 PHY Identifier 2 Register	34
	5.2.5	Port 0~4 PHY Auto-Negotiation Advertisement Register	35
	5.2.6	Port 0~4 PHY Auto-Negotiation Link Partner Ability Register	36
	5.2.7	Port 0~4 PHY Auto-Negotiation Expansion Register	37
	5.2.8	Port 0~4 PHY Specific Control 1 Register	38
4	5.2.9	Port 0~4 PHY Specific Control 2 Register	39
	5.2.10	Port 0~4 PHY Power Saving Control Register	40
5.	3	Switch Per-Port Registers	41
	5.3.1	Per Port Status Data Register	41
	5.3.2	Per Port Basic Control 0 Register	41
	5.3.3	Per Port Basic Control 1 Register	43
	5.3.4	Per Port Block Control 0 Register	45
	5.3.5	Per Port Block Control 1 Register	46





	5.3.6	Per Port Bandwidth Control Register	. 47
	5.3.7	Per Port VLAN Tag Infomation Register	. 49
	5.3.8	Per Port Priority and VLAN Control Register	. 50
	5.3.9	Per Port Security Control Register	. 52
	5.3.10	Per Port Advanced Control Register	. 52
	5.3.11	Per Port Memory Control Register Per Port Discard Limitation Register	. 54
	5.3.12	Per Port Discard Limitation Register	. 54
	5.3.13	Per Port Energy Efficient Ethernet Control Register	. 55
5.	4 S	witch Engine Registers	. 56
	5.4.1	Switch Status Register (210h)	. 56
	5.4.2	Switch Reset Register (211h)	. 56
	5.4.3	Switch Control Register Register (212h)CPU Port & Mirror Control Register (213h)	. 57
	5.4.4	CPU Port & Mirror Control Register (213h)	. 58
	5.4.5	Special Tag Ether-Type Register (214h)	. 58
	5.4.6	Global Learning & Aging Control Register (215h)	. 59
	5.4.7	VLAN Priority Map Register (217H)	
	5.4.8	TOS Priority Map 0 Register (218h)	. 61
	5.4.9	TOS Priority Map 1 Register (219h)	. 61
	5.4.10	TOS Priority Map 2 Register (21Ah)	. 62
	5.4.11	TOS Priority Map 3 Register (21Bh)	. 62
	5.4.12	TOS Priority Map 4 Register (21Ch)	. 63
	5.4.13	TOS Priority Map 5 Register (21Dh)	. 63
	5.4.14	TOS Priority Map 6 Register (21Eh)	. 64
	5.4.15	TOS Priority Map 7 Register (21Fh)	. 64
	5.4.16	MIB Counter Disable Register (230h)	65
	5.4.17	MIB Counter Control Register (231h)	65
	5.4.18	MIB Counter Data Low Register (232h)	65
	5.4.19	MIB Counter Data High Register (233h)	65
4	5.4.20	Special Packet Control 0 Register (234h)	. 66
	5.4.21	Special Packet Control 1 Register (235h)	. 67
	5.4.22	Special Packet Control 2 Register (236h)	. 68
	5.4.23	Special Packet Control 3 Register (237h)	. 69
	5.4.24	Special Packet Control 4 Register (238h)	. 70
	5.4.25	Special Packet Control 5 Register (239h)	. 71
	5.4.26	Special Packet Control 6 Register (23Ah)	. 72
	5.4.27	Special Packet Control 7 Register (23Bh)	. 73





5.4.28	Special Packet Control 8 Register (23Ch)	74
5.4.29	QinQ TPID Register (23Dh)	75
5.4.30	VLAN Mode and Rule Control Register (23Eh)	75
5.4.31	VLAN Table - Valid Control Register (23Fh)	77
5.4.32	VLAN Table - ID_0H Register (250h)	
5.4.33	VLAN Table - ID_1H Register (251h)	77
5.4.34	VLAN Table - ID_2H Register (252h)	77
5.4.35	VLAN Table - ID_3H Register (253h)	
5.4.36	VLAN Table - ID_4H Register (254h)	77
5.4.37	VLAN Table - ID_5H Register (255h)	78
5.4.38	VLAN Table - ID_6H Register (256h)	
5.4.39	VLAN Table - ID_7H Register (257h)	78
5.4.40	VLAN Table - ID_8H Register (258h)	78
5.4.41	VLAN Table - ID_9H Register (259h)	78
5.4.42	VLAN Table - ID_AH Register (25Ah)	78
5.4.43	VLAN Table - ID_BH Register (25Bh)	
5.4.44	VLAN Table - ID_CH Register (25Ch)	79
5.4.45	VLAN Table - ID_DH Register (25Dh)	
5.4.46	VLAN Table - ID_EH Register (25Eh)	
5.4.47	VLAN Table - ID_FH Register (25Fh)	79
5.4.48	VLAN Table - MEMBER_0H Register (270h)	80
5.4.49	VLAN Table - MEMBER_1H Register (271h)	80
5.4.50	VLAN Table - MEMBER_2H Register (272h)	80
5.4.51	VLAN Table - MEMBER_3H Register (273h)	81
5.4.52	VLAN Table - MEMBER_4H Register (274h)	81
5.4.53	VLAN Table - MEMBER_5H Register (275h)	81
5.4.54	VLAN Table - MEMBER_6H Register (276h)	81
5.4.55	VLAN Table - MEMBER_7H Register (277h)	82
5.4.56	VLAN Table - MEMBER_8H Register (278h)	82
5.4.57	VLAN Table - MEMBER_9H Register (279h)	82
5.4.58	VLAN Table - MEMBER_AH Register (27Ah)	82
5.4.59	VLAN Table - MEMBER_BH Register (27Bh)	83
5.4.60	VLAN Table - MEMBER_CH Register (27Ch)	83
5.4.61	VLAN Table - MEMBER_DH Register (27Dh)	83
5.4.62	VLAN Table - MEMBER_EH Register (27Eh)	83
5.4.63	VLAN Table - MEMBER_FH Register (27Fh)	84





	•	·	_
	5.4.64	VLAN Table - Priority Enable Register (290h)	. 84
	5.4.65	VLAN Table - STP Index Enable Register (292h)	. 84
	5.4.66	VLAN Table - Misc_0 Register (293h)	. 85
	5.4.67	VLAN Table - Misc_1 Register (294h)	. 85
	5.4.68	VLAN Table - Misc_2 Register (295h)	. 86
	5.4.69	VLAN Table - Misc_3 Register (296h)	
	5.4.70	VLAN Table - Misc_4 Register (297h)	. 87
	5.4.71	VLAN Table - Misc_5 Register (298h)	. 87
	5.4.72	VLAN Table - Misc_6 Register (299h)	. 88
	5.4.73	VLAN Table - Misc_7 Register (29Ah)	. 88
	5.4.74	Snooping Control 0 Register (29Bh)	. 89
	5.4.75	Snooping Control 1 Register (29Ch)	. 90
	5.4.76	Address Table Control & Status Register (2B0h)	. 91
	5.4.77	Address Table Data 0 Register (2B1h)	
	5.4.78	Address Table Data 1 Register (2B2h)	. 92
	5.4.79	Address Table Data 2 Register (2B3h)	. 92
	5.4.80	Address Table Data 3 Register (2B4h)	
	5.4.81	Address Table Data 4 Register (2B5h)	. 92
	5.4.82	Ethernet Address Register 0 for Magic Packet (2B8h)	. 93
	5.4.83	Ethernet Address Register 1 for Magic Packet (2B9h)	. 93
	5.4.84	Ethernet Address Register 2 for Magic Packet (2BAh)	. 93
	5.4.85	WoL Control Register (2BBh)	. 94
	5.4.86	General Purpose I/O Control Register (2D0h)	. 95
5.	5 C	hip Control and Status Registers	. 96
	5.5.1	Vendor ID Register (310h)	. 96
	5.5.2	Product ID Register (311h)	. 96
	5.5.3	Port 4 MAC Control Register (314h)	. 97
	5.5.4	Port 5 MAC Control Register (315h)	. 98
4	5.5.5	Fiber Control Register (316h)	. 99
	5.5.6	IRQ and LED Control Register (317h)	100
	5.5.7	Interrupt Status Register (318h)	101
	5.5.8	Interrupt Mask & Control Register (319h)	101
	5.5.9	EEPROM Control & Address Register (31Ah)	102
	5.5.10	EEPROM Data Register (31Bh)	102
	5.5.11	Monitor Register 1 (31Ch)	103
	5.5.12	Monitor Register 2 (31Dh)	103





	5.5.13	Monitor Register 3 (31Eh)	. 104
	5.5.14	Debug Monitor Pin Register (31Fh)	. 104
	5.5.15	Memory Access Enable Register (330h)	. 105
	5.5.16	Memory Address Register (331h)	. 105
	5.5.17	Memory Dummy Data Register (332h)	. 105
	5.5.18	Memory Read Data Register (333h)	. 105
	5.5.19	Memory Write Data Register (334h)	
	5.5.20	Memory Write Data Low Byte Register (335h)	. 106
	5.5.21	Memory Write Data High Byte Register (336h)	. 106
	5.5.22	System Clock Select Register (338h)	. 107
	5.5.23	Serial Bus Error Check Register (339h)	. 107
	5.5.24	Serial Bus Control Register (33Ah)	. 107
	5.5.25	Virtual PHY Control Register (33Dh)	. 108
	5.5.26	PHY Control Test Register (33Eh)	. 108
	5.5.27	Disable Port Control Register (399h)	. 109
6.	EEPRO	OM Format	110
7.	Function	on Description	. 117
7	.1 S	witch Functions	. 117
	7.1.1	Address Learning	. 117
	7.1.2	Address Aging	. 117
	7.1.3	Packet Forwarding	
	7.1.4	Inter-Packet Gap (IPG)	. 118
	7.1.5	Back-off Algorithm	. 118
	7.1.6	Late Collision	. 118
	7.1.7	Half Duplex Flow Control	. 118
	7.1.8	Full Duplex Flow Control	. 118
	7.1.9	Partition Mode	. 119
	7.1.10	Broadcast Storm Filtering	. 119
A	7.1.11	Bandwidth Control	. 119
	7.1.12	Port Monitoring Support	. 120
	7.1.13	VLAN Support	. 121
	7.1.14	Special Tag	. 122
	7.1.15	Priority Support	
	7.1.16	Address Table Accessing	
	7.1.17	IGMP Snooping	
	7.1.18	IPv6 MLD Snooping	
		·	





7.1.19 STP / RSTP Support	 130
7.1.20 Port Trunking Description	132
7.2 Internal PHY Functions	133
7.2.1 100Base-TX Operation	133
7.2.2 100Base-TX Receiver	136
7.2.3 10Base-T Operation	137
7.2.4 Collision Detection	137
7.2.5 Carrier Sense	138
7.2.6 Auto-Negotiation	138
7.2.7 Auto-MDIX Functional Description	138
7.2.8 Link Fault Pass-through and Far End Fault Functional Description.	139
7.3 Host SMI Interface	140
7.3.1 Host SMI Bus Error Check Function	141
7.4 LED Mode Control	142
8. DC and AC Electrical Characteristics	145
8.1 Absolute Maximum Ratings	145
8.2 Operating Conditions	145
8.3 DC Electrical Characteristics	146
8.4 AC Characteristics	147
8.4.1 Power On Reset Timing	147
8.4.2 MAC MII/RevMII Interface Transmit Timing	148
8.4.3 MAC MII/RevMII Interface Receive Timing	148
8.4.4 PHY MII Interface Transmit Timing	149
8.4.5 PHY MII Interface Receive Timing	149
8.4.6 MAC RMII Interface Transmit Timing	150
8.4.7 MAC RMII Interface Receive Timing	150
8.4.8 PHY RMII Interface Transmit Timing	151
8.4.9 PHY RMII Interface Receive Timing	151
8.4.10 Host SMI Interface Timing	152
8.4.11 PHY SMI Interface Timing	153
8.4.12 EEPROM Timing	154
9. Application Information	155
9.1 Application of Reverse MII	155
9.2 Application of Reduce MII to PHY	156
9.3 Application of Reduce MII to MAC	156
10. Package Information	157












1. General Description

The DM8806 is a fully integrated and cost-effective industrial-temperature (DM8806I only) fast Ethernet switch controller with five 10/100Mb PHY, and five 10/100Mb MAC plus one 10/100Mb MAC with MII/RevMII/RMII.

The controller provides basic Layer-2 switch functions and advance IEEE 802.1Q VLAN, priority queuing scheme, IEEE 802.3az Energy Efficient Ethernet, IGMP snooping protocol, Spanning Tree protocol. The integrated 5 ports PHY are compliant with IEEE 802.3u standards. The MII/RMII/Reverse MII interface provides the flexibility to connect Ethernet 10/100M PHY devices.

2. Block Diagram







3. Features

Ethernet Switch Ports:

- o Five 10/100Mb PHY built-in, that can be used for Copper or Fiber application
- Port 4 support MII/RMII/RevMII interface to MAC or MII/RMII interface to internal PHY
- Port 5 support MII/RMII/RevMII interface to MAC
- Supports auto crossover function HP Auto-MDIX
- Supports auto-polarity for 10Mbps
- Supports Store-and-Forward and Cut-Through switching approach
- Supports up to 2K accessible MAC address table
- Automatic aging scheme
- Flow control fully supported:
 - IEEE 802.3x flow control in full-duplex mode
 - Back Pressure flow control in half-duplex mode
- Supports packet length up to 1536(default)/1552/1800/2032 bytes
- Supports bandwidth control. Ingress and egress rate limit on each port.
- Supports broadcast storming filter function for broadcast, multicast and unknown unicast packets
- Supports source address filtering
- Supports high performance QoS function on each port:
 - 4-level priority queues
 - Two type queue scheduling: Weighted Round Robin(WRR) and Strict Priority(SP)
 - Port-based, 802.1p, IPv6 ToS Priority

Supports up to 16 VLAN groups:

- 802.1Q port-base and tag-based VLAN
- Full 12-bit VID, 4-bit FID
- Shared VLAN Learning (SVL) and Independent VLAN Learning(IVL)
- VLAN tag Insert/Remove function
- Leaky VLAN for unicast packets
- VLAN priority replace function
- Supports double tag (QinQ)
- Supports trunk ports
- Supports port-based and MAC-based mirror



- Supports hardware IGMP v1,v2 Snooping
- Supports hardware MLD v1 Snooping
- Supports IEEE 802.3az Energy Efficient Ethernet (EEE)
- Supports Link Fault Pass-through (LFP) and Far End Fault (FEF)
- Supports spanning tree function:
 - IEEE 802.1D Spanning Tree Protocol (STP)
 - o IEEE 802.1w Rapid STP (RSTP)
 - o IEEE 802.1s Multiple STP (MSTP)
- Supports 802.1x security function
- Supports WOL standby mode
- Supports Turbo RevMII mode on Port 4
- Supports internal generated RMII 50MHz clock output
- Supports optional EEPROM interface for configuration
- Supports 64-bit MIB counters for diagnostic
- Supports Serial Management Interface (SMI) for programming and diagnostics
- Supports interrupt pin for CPU application
- Supports special tag to carry control and status between Switch and CPU
- Supports four type LED display mode
- Commercial temperature range: -0°C to +70°C
- Industrial temperature range: -40°C to +85°C
- 25MHz Crystal
- 3.3V I/O with 5V tolerant
- 0.18um technology, 1.8/3.3V power supply
- 128-pin QFP package



4. Pin Configuration

4.1 Pin Diagram









4.2 Pin Description

Buffer type:

I = Input,

I/O = Input / Output,

ANA = Analog,

PU = Internal pull-up (about 50K Ohm),

PUR= Internal pull-up during PWRST# period,

= Asserted Low

O = Output,

O/D = Open Drain,

P = Power,

PD = Internal pull-down,

PDR = Internal pull-down during PWRST# period,

4.2.1 LED Pins

	LD I IIIS			
Pin No.	Pin Name	Buffer Type	VO	Description
42	P0_LNK_LED	PU 6mA	0	PHY 0 LED (output after reset) LED behavior can be configurable, see the LED Control Register 317h. By default, this pin is used to indicate Port 0 Link/Active status.
105	P0_SPD_LED	PUR 6mA	0	PHY 0 LED (output after reset) LED behavior can be configurable, see the LED Control Register 317h. By default, this pin is used to indicate Port 0 Speed status.
113	P0_FDX_LED	PUR 6mA	0	PHY 0 LED (output after reset) LED behavior can be configurable, see the LED Control Register 317h. By default, this pin is used to indicate Port 0 Duplex status.
43	P1_LNK_LED	PUR 6mA	0	PHY 1 LED (output after reset) LED behavior can be configurable, see the LED Control Register 317h. By default, this pin is used to indicate Port 1 Link/Active status.
104	P1_SPD_LED	PUR 6mA	0	PHY 1 LED (output after reset) LED behavior can be configurable, see the LED Control Register 317h. By default, this pin is used to indicate Port 1 Speed status.
112	P1_FDX_LED	PDR 6mA	0	PHY 1 LED (output after reset) LED behavior can be configurable, see the LED Control Register 317h. By default, this pin is used to indicate Port 1 Duplex status.
47	P2_LNK_LED	PUR 6mA	0	PHY 2 LED (output after reset) LED behavior can be configurable, see the LED Control Register 317h. By default, this pin is used to indicate Port 2 Link/Active status.
103	P2_SPD_LED	PUR 6mA	0	PHY 2 LED (output after reset) LED behavior can be configurable, see the LED Control Register 317h. By default, this pin is used to indicate Port 2 Speed status.
111	P2_FDX_LED	PUR 6mA	0	PHY 2 LED (output after reset) LED behavior can be configurable, see the LED Control Register 317h. By default, this pin is used to indicate Port 2 Duplex status.
48	P3_LNK_LED	PUR 6mA	0	PHY 3 LED (output after reset) LED behavior can be configurable, see the LED Control Register 317h. By default, this pin is used to indicate Port 3 Link/Active status.



102	P3_SPD_LED	PUR 6mA	0	PHY 3 LED (output after reset) LED behavior can be configurable, see the LED Control Register 317h. By default, this pin is used to indicate Port 3 Speed status.
110	P3_FDX_LED	PUR 6mA	0	PHY 3 LED (output after reset) LED behavior can be configurable, see the LED Control Register 317h. By default, this pin is used to indicate Port 3 Duplex status.
51	P4_LNK_LED	PUR 6mA	0	PHY 4 LED (output after reset) LED behavior can be configurable, see the LED Control Register 317h. By default, this pin is used to indicate Port 4 Link/Active status.
101	P4_SPD_LED	PUR 6mA	0	PHY 4 LED (output after reset) LED behavior can be configurable, see the LED Control Register 317h. By default, this pin is used to indicate Port 4 Speed status.
107	P4_FDX_LED	PUR 6mA	0	PHY 4 LED (output after reset) LED behavior can be configurable, see the LED Control Register 317h. By default, this pin is used to indicate Port 4 Duplex status.





4.2.2 EEPROM Interface

Pin No.	Pin Name	Buffer Type	VO	Description
79	EEDIO	PD 4mA	I/O	EEPROM Data In/Output Drive/Read data to/from EEPROM
81	EECK	PDR 4mA	0	EEPROM Serial Clock Drive clock to EEPROM
80	EECS	PD 4mA	0	EEPROM Chip Selection. Drive chip selection to EEPROM

4.2.3 Clock Interface

Pin No.	Pin Name	Buffer Type	VO	Description
120	X1	ANA	I	25 MHz Crystal /Oscillator Input Variation is limited to +/- 50 ppm.
121	X2	ANA	0	25 MHz Crystal Output When X1 is connected to oscillator, this pin should be left unconnected.

Preliminary
Doc No: DM8806/DM8806I -14-3-DS-P02
January 9, 2013





4.2.4 Network Interface

	Network interrace			
Pin No.	Pin Name	Buffer	VO	Description
		Type		
2	P0_TX-	ANA	I/O	Port 0 TP TX
3	P0_TX+			These two pins are the Twisted Pair transmit in
				MDI mode or receive in MDIX mode.
6	P0_RX-	ANA	I/O	Port 0 TP RX
7	P0_RX+			These two pins are the Twisted Pair receive in
				MDI mode or transmit in MDIX mode.
10	P1_TX-	ANA	I/O	Port 1 TP TX
11	P1_TX+			These two pins are the Twisted Pair transmit in
				MDI mode or receive in MDIX mode.
14	P1_RX-	ANA	I/O	Port 1 TP RX
15	P1_RX+			These two pins are the Twisted Pair receive in
				MDI mode or transmit in MDIX mode.
18	P2_TX-	ANA	I/O	Port 2 TP TX
19	P2_TX+			These two pins are the Twisted Pair transmit in
				MDI mode or receive in MDIX mode.
21	P2_RX-	ANA	I/O	Port 2 TP RX
22	P2_RX+			These two pins are the Twisted Pair receive in
				MDI mode or transmit in MDIX mode.
25	P3_TX-	ANA	I/O	Port 3 TP TX
26	P3_TX+		A	These two pins are the Twisted Pair transmit in
				MDI mode or receive in MDIX mode.
29	P3_RX-	ANA	1/0	Port 3 TP RX
30	P3_RX+		14	These two pins are the Twisted Pair receive in
				MDI mode or transmit in MDIX mode.
32	P4_RX+	ANA	I/O	Port 4 TP RX
33	P4_RX-			These two pins are the Twisted Pair transmit in
				MDI mode or receive in MDIX mode.
36	P4_TX+	ANA	I/O	Port 4 TP TX
37	P4_TX-			These two pins are the Twisted Pair receive in
			W	MDI mode or transmit in MDIX mode.
127	BGRES	ANA	I/O	Bandgap Pin
				Connect a 6.8K±1% precision resistor to AGND in
404	ADJUT!		1/0	application.
124	VCNTL	ANA	I/O	1.8V Voltage control to control external BJT
125	VREF	ANA	0	Voltage Reference
				Connect a 0.1u capacitor to ground in application.



4.2.5 Port 4 MAC MII/RevMII/RMII and PHY MII/RMII Interfaces

Port4 MAC MII Pins

Pin No.	Pin Name	Buffer	VO	Description
		Type		
73	P4M_TXD3	PDR	0	Transmit Data (bit 3 and 2)
74	P4M_TXD2	4mA		
77	P4M TXD1	PDR	0	Transmit Data (bit 1 and 0)
77 78	P4M_TXD1	4mA		Transmit Data (bit 1 and 0)
96	P4M_TXE	PDR	0	Transmit Enable
		4mA		
92	P4M_TXC	PDR	I	Transmit Clock.
91	P4M_CRS	PD	I	Carrier Sense
97	P4M_COL	PDR	I	Collision Detect.
95	P4M_RXC	PDR	I	Receive Clock
85	P4M_RXDV	-	I	Receive Data Valid
90	P4M_RXD3	PD	I	Receive Data (bit 3 and 2)
89	P4M_RXD2			
86	P4M_RXD1	PU	I	Receive Data (bit 1 and 0)
84	P4M_RXD0			

Port 4 MAC Reverse MII (RevMII) Pins

POIL 4 MAC Reverse will (Revivil) Fills		7.07		
Pin No.	Pin Name	Buffer	VO	Description
		Type		
73	P4M_TXD3	PDR	0	Transmit Data (bit 3 and 2)
74	P4M_TXD2	4mA		
77	P4M_TXD1	PDR	0	Transmit Data (bit 1 and 0)
78	P4M_TXD0	4mA		
96	P4M_TXE	PDR	0	Transmit Enable
		4mA		
92	P4M_TXC	PDR	0	Transmit Clock.
		4mA		
91	P4M_CRS	PD	0	Carrier Sense
		4mA		
97	P4M_COL	PDR	0	Collision Detect.
A		4mA		
95	P4M_RXC	PDR	I	Receive Clock
85	P4M_RXDV	-	I	Receive Data Valid
90	P4M_RXD3	PD		Receive Data (bit 3 and 2)
89	P4M_RXD2			
86	P4M_RXD1	PU		Receive Data (bit 1 and 0)
84	P4M_RXD0			

17





Port 4 MAC Reduced MII (RMII) Pins

Pin No.	Pin Name	Buffer	VO	Description	
		Туре			
73	P4M_TXD3	PDR	0	Reserved (No connection)	
74	P4M_TXD2	4mA			
77	P4M_TXD1	PDR	0	Port4 RMII Transmit Data	
78	P4M_TXD0	4mA			
96	P4M_TXE	PDR	0	Transmit Enable	
		4mA			
92	P4M_REFCLK_O	PDR	0	Reference Clock 50MHz Output	
		4mA			
91	P4M_CRS	PD	I	Reserved (No connection)	
97	P4M_COL	PDR	ı	Reserved (No connection)	
95	P4M_REFCLK_I	PDR	ı	Reference Clock 50MHz Input	
85	P4M_CRSDV	-	I	Receive Data Valid	
90	P4M_RXD3	PD	I	Reserved (No connection)	
89	P4M_RXD2				
86	P4M_RXD1	PU	I	Receive Data	
84	P4M_RXD0				





Port 4 PHY MII Pins

Pin No.	Pin Name	Buffer Type	VO	Description
90 89	P4P_TXD3 P4P_TXD2	PD	I	Transmit Data (bit 3 and 2)
86 84	P4P_TXD1 P4P_TXD0	PU	I	Transmit Data (bit 1 and 0)
85	P4P_TXE	-	I	Transmit Enable
92	P4P_TXC	PDR 4mA	0	Transmit Clock.
91	P4P_CRS	PD 4mA	0	Carrier Sense
97	P4P_COL	PDR 4mA	0	Collision Detect.
95	P4P_RXC	PDR 4mA	0	Receive Clock
96	P4P_RXDV	PDR 4mA	0	Receive Data Valid
73	P4P_RXD3	PDR	0	Receive Data (bit 3 and 2)
74	P4P_RXD2	4mA		
77	P4P_RXD1	PDR	0	Receive Data (bit 1 and 0)
78	P4P_RXD0	4mA	4	

Port 4 PHY Reduced MII (RMII) Pins

	Dir News Duffer 10			Description	
Pin No.	Pin Name	Buffer	VO	Description	
		Type			
90	P4P_REFCLK_I	PD		50MHz Input for Reference Clock	
89	P4P_TXD2	PD		Reserved (No connection)	
86	P4P_TXD1	PU	I	Transmit Data	
84	P4P_TXD0				
85	P4P_TXE	-		Transmit Enable	
92	P4P_TXC	PDR	0	Reserved (No connection)	
		4mA			
91	P4P_CRS	PD	0	Reserved (No connection)	
		4mA			
97	P4P_COL	PDR	0	Reserved (No connection)	
		4mA			
95	P4P_REFCLK_O	PDR	0	50MHz Output for Reference Clock	
		4mA			
96	P4P_CRSDV	PDR	0	Receive Data Valid	
		4mA			
73	P4P_RXD3	PDR	0	Reserved (No connection)	
74	P4P_RXD2	4mA			
77	P4P_RXD1	PDR	0	Receive Data	
78	P4P_RXD0	4mA			

19

January 9, 2013



DM8806/DM8806I 6-Port 10/100Mb Fast Ethernet Smart Switch

4.2.6 Port 5 MAC Interfaces

Port 5 MII Pins

Pin No.	Pin Name	Buffer	VO	Description
		Type		
59	P5_TXD3	PDR	0	Transmit Data
60	P5_TXD2	4mA		
61	P5_TXD1			A
63	P5_TXD0			A
66	P5_TXE	PDR	0	Transmit Enable
		4mA		
67	P5_TXC	PDR	I	Transmit Clock.
57	P5_CRS	PDR	I	Carrier Sense
58	P5_COL	PDR	I	Collision Detect.
72	P5_RXC	PDR	I	Receive Clock
52	P5_RXDV	PD	I	Receive Data Valid
56	P5_RXD3	PD	I	Receive Data
55	P5_RXD2			
54	P5_RXD1			
53	P5_RXD0			

Port 5 Reverse MII (RevMII) Pins

Pin No.	Pin Name	Buffer	VO	Description
		Type		·
59	P5_TXD3	PDR	0	Transmit Data
60	P5_TXD2	4mA	1 4	
61	P5_TXD1			
63	P5_TXD0			
66	P5_TXE	PDR	0	Transmit Enable
		4mA		
67	P5_TXC	PDR	0	Transmit Clock Output.
		4mA		
57	P5_CRS	PDR	0	Carrier Sense Output
		4mA		
58	P5_COL	PDR	0	Collision Detect Output.
		4mA		·
72	P5_RXC	PDR		Receive Clock
52	P5_RXDV	PD		Receive Data Valid
56	P5_RXD3	PD		Receive Data
55	P5_RXD2			
54	P5_RXD1			
53	P5_RXD0			





Port 5 Reduced MII (RMII) pins

Pin No.	Pin Name	Buffer	VO	Description	
		Type			
59	P5_TXD3	PDR	ı	Reserved (No connection)	
60	P5_TXD2				
61	P5_TXD1	PDR	0	Transmit Data	
63	P5_TXD0	4mA			
66	P5_TXE	PDR	0	Transmit Enable	
		4mA			
67	P5_REFCLK_O	PDR	0	50MHz Output for Reference Clock	
		4mA			
57	P5_CRS	PDR	I	Reserved (No connection)	
58	P5_COL	PDR		Reserved (No connection)	
72	P5_REFCLK_I	PDR		50MHz Input for Reference Clock	
52	P5_CRSDV	PD	ı	Receive Data Valid	
56	P5_RXD3	PD		Reserved (No connection)	
55	P5_RXD2				
54	P5_RXD1	PD	I	Receive Data	
53	P5_RXD0				





4.2.7 Miscellaneous Pins

Pin No.	Pin Name	Buffer	VO	Description		
		Type				
40	SMI_DIO	PD	I/O	Serial Management Data Input/output as CPU		
		4mA		interface		
44	SMI_CK	PD	ı	Serial Management Data Clock as CPU interface		
39	PHY_MDIO	PD	I/O	MII Serial Management Data Input/output as		
		4mA		External PHY interface		
68	PHY_MDC	PDR	0	MII Serial Management Data Clock as External		
		4mA		PHY interface		
65	INTR	1	0	Interrupt signals to external CPU		
93	STRAP_DIS	PD	I	Strap pins disabled		
				0: Strap pins enabled		
				1: No strap pin function		
62	P4_CFG	PD	I	Port 4 operation mode		
100	P4_SET1	PDR	I	{ P4_CFG, P4_SET1, P4_SET0}		
98	P4_SET0	PUR	I	0 0 Use internal PHY (M3A)		
				0 0 1 MAC MII/RMII/RevMII (M3B)		
				1 X X PHY MII/RMII (M3C)		
119	PWRST#	-	I	Power on Reset		
				Low active with minimum 10ms		
41	TEST3	PD	1.4	Test pins		
69	TEST2	PD	1	Tie TEST3 to ground in application		
108	TEST1	PD		Tie TEST2 and TEST1 to DVDD33 in application		
114	VP_EN	PDR		Virtual PHY Enable		
			1 1	0: Disable		
		A		1: Enable		
106	WOL_EN	PDR		Wake on Lan Standby		
		1		0: Disable		
				1: Enable to detect WoL Magic Packet event		
115	GPIO0	PDR	I/O	GPIO Pin		
117	GPIO1	4mA	and the second			





4.2.8 Power Pins

Pin No.	Pin Name	Buffer Type	VO	Description
49, 71	DVDD33	PWR	Р	Digital 3.3V power
88, 109	212200			3
46, 75	DVDD18	PWR	Р	Digital 1.8V power
82, 94			F	_
116				
45, 50	DGND	GND	Р	Digital GND
64, 70			'	
76, 83				
87, 99				
118				
8, 16	AVDD33	PWR	Р	Analog 3.3V power
23, 31				
128				
1, 9	AVDD18	PWR	Р	Analog 1.8V power
17, 24				
38, 122				
4, 5	AGND	GND	Р	Analog GND
12, 13				
20, 27			A	
28, 34				
35, 123				
126			1 4	



Strap Pins Table 4.3

1: pull-up with 1K~10K, 0: pull-down with 1K~10K


		oull-down with 1K~10K					
Pin No.	Pin Name	Description					
51	P4_LNK_LED	Port 4 PHY TP mode in M3A or M3C mode					
		0: Fiber mode					
		1: Copper mode (default)					
43	P1_LNK_LED	802.3az Energy Efficient Ethernet function of all ports.					
		0 : Disable, output high to active LED					
		1 : Enable, output low to active LED (default)					
101	P4_SPD_LED	When in M3B and Port4 force mode					
		0 : Link OFF					
		1 : Link ON (default)					
102	P3_SPD_LED	Port 4 in M3B Mode					
103	P2_SPD_LED	{P3_SPD_LED, P2_SPD_LED}					
		0 0 RevMII with TXC4 turbo clock					
		0 1 RMII					
		1 0 MII					
		1 1 RevMII with TXC4 25MHz/2.5MHz clock (default)					
		B 441 MOM I					
		Port 4 in M3C Mode					
		{P3_SPD_LED, P2_SPD_LED}					
		0 X TP_RMII					
404	D4 0DD 15D	1 X TP_MII (default)					
104	P1_SPD_LED	When in M3B,Port4 in force mode and (P3_SPD_LED,P2_SPD_LED) ≠ (0,0)					
		0:10M mode					
		1 : 100M mode (default)					
		If (P3_SPD_LED, P2_SPD_LED) = (0,0), it can be used to set P4_TXC					
		frequency.					
		{P1_SPD_LED, P0_SPD_LED}					
		0 0 125MHz					
		0 1 100MHz					
		1 0 50MHz					
	1	1 1 25MHz (default)					
105	P0_SPD_LED	When in M3B,Port4 in force mode and					
	5_5.5_5.5	(P3_SPD_LED, P2_SPD_LED) ≠ (0,0)					
		0 : Half-duplex mode					
d		1 : Full-duplex mode (default)					
		If (P3_SPD_LED, P2_SPD_LED) = (0,0)					
4		See description of P1_SPD_LED					
107	P4_FDX_LED	When Port5 in force mode and (P3_FDX_LED, P2_FDX_LED) \neq (0,0)					
**		0 : Link OFF					
ĺ		1 : Link ON (default)					





110	P3_FDX_LED,	Port 5 Operation Mode						
111	P2_FDX_LED	{P3_FDX_LED, P2_FDX_LED}						
		0 0 Reserved						
		0 1 RMII						
		1 0 MII						
		1 1 RevMII (default)						
112	P1_FDX_LED	When Port5 in force mode and (P3_FDX_LED, P2_FDX_LED) ≠ (0,0)						
		0 : 10M mode (default)						
		1 : 100M mode						
113	P0_FDX_LED	When Port5 in force mode and (P3_FDX_LED, P2_FDX_LED) ≠ (0,0)						
		0 : Half-duplex mode						
		1 : Full-duplex mode (default)						
115	GPIO0	Flow Control in PHY Register 4 bit 10						
		0: Enable PHY flow control (default)						
		1: Disable PHY flow control						
80	EECS	Port 5 link/duplex/speed mode in MII/RMII						
		0: Force mode (default)						
		1: PHY_MDC/PHY_MDIO polling mode						
81	EECK	When in M3B and Port 4 link/duplex/speed mode in MII/RMII						
		0: Force mode (default)						
		1: MDC_EXT/MDIO_EXT polling mode						
		When in M2D and Dort 4 link/duploy/anged made in DayMII						
		When in M3B and Port 4 link/duplex/speed mode in RevMII X: force mode						
60	DHA MDC	Only Port0 and Port1 support Trunk Ports Function						
68	PHY_MDC	0: Disable (default)						
		1: Enable						
		1. Eliable						
		More trunk setting details please refer to bit 11~8 of REG 212h						
	l .							







5. Control and Status Register Set

The DM8806 implements several control and status registers (CSRs), which can be accessed by the host SMI interface via SMI_CK and SMI_DIO pins. The serial format of host SMI can be referenced in Section 7.3. The absolute address in the following register table is the 10-bit R9~R0 field in the SMI format. For easy to understanding, the 10-bit **absolute address** can be divided to 5-bit **PHY address** plus 5-bit **register address** like used in general MII serial format. All CSRs are set to their default values by hardware or software reset unless specified

5.1 Register Table

Register Table Register Name	PHY	Register	Absolute Address					
110 3 .010. 11	Address	Address	7					
Internal PHY Registers								
Port 0 PHY Basic Mode Control	02h	00h	040h					
Port 0 PHY Basic Mode Status	02h	01h	041h					
Port 0 PHY ID 1	02h	02h	042h					
Port 0 PHY ID 2	02h	03h	043h					
Port 0 PHY Auto-N Advertisement	02h	04h	044h					
Port 0 PHY Auto-N Link Partner Ability	02h	05h	045h					
Port 0 PHY Auto-N Expansion	02h	06h	046h					
Port 0 PHY Standard Reserved	02h	07h~0Fh	047h~04Fh					
Port 0 PHY Vendor Specific	02h	10h~1Fh	050h~05Fh					
Port 1 PHY Control	03h	00h	060h					
Port 1 PHY Status	03h	01h	061h					
Port 1 PHY ID 1	03h	02h	062h					
Port 1 PHY ID 2	03h	03h	063h					
Port 1 PHY Auto-N Advertisement	03h	04h	064h					
Port 1 PHY Auto-N Link Partner Ability	03h	05h	065h					
Port 1 PHY Auto-N Expansion	03h	06h	066h					
Port 1 PHY Standard Reserved	03h	07h~0Fh	067h~06Fh					
Port 1 PHY Vendor Specific	03h	10h~1Fh	070h~07Fh					
Port 2 PHY Control	04h	00h	080h					
Port 2 PHY Status	04h	01h	081h					
Port 2 PHY ID 1	04h	02h	082h					
Port 2 PHY ID 2	04h	03h	083h					
Port 2 PHY Auto-N Advertisement	04h	04h	084h					
Port 2 PHY Auto-N Link Partner Ability	04h	05h	085h					
Port 2 PHY Auto-N Expansion	04h	06h	086h					
Port 2 PHY Standard Reserved	04h	07h~0Fh	087h~08Fh					
Port 2 PHY Vendor Specific	04h	10h~1Fh	090h~09Fh					
Port 2 PHY Control	05h	00h	0A0h					
Port 3 PHY Status	05h	01h	0A1h					
Port 3 PHY ID 1	05h	02h	0A2h					
Port 3 PHY ID 2	05h	03h	0A3h					
Port 3 PHY Auto-N Advertisement	05h	04h	0A4h					
Port 3 PHY Auto-N Link Partner Ability	05h	05h	0A5h					
Port 3 PHY Auto-N Expansion	05h	06h	0A6h					
Port 3 PHY Standard Reserved	05h	07h~0Fh	0A7h~0AFh					
Port 3 PHY Vendor Specific	05h	10h~1Fh	0B0h~0BFh					
Port 3 PHY Control	06h	00h	0C0h					
Port 4 PHY Status	06h	01h	0C1h					
Port 4 PHY ID 1	06h	02h	0C2h					



	0 1	011 10/100	TIVID I ASL ELLIETTICL C
Port 4 PHY ID 2	06h	03h	0C3h
Port 4 PHY Auto-N Advertisement	06h	04h	0C4h
Port 4 PHY Auto-N Link Partner Ability	06h	05h	0C5h
Port 4 PHY Auto-N Expansion	06h	06h	0C6h
Port 4 PHY Standard Reserved	06h	07h~0Fh	0C7h~0CFh
Port 4 PHY Vendor Specific	06h	10h~1Fh	0D0h~0DFh
Reserved	07h	00h~1Fh	0F0h~10Fh
Switch Per-Por	t Registers		
Port 0 Port Status	08h	10h	110h
Port 0 Basic Control 0	08h	11h	111h
Port 0 Basic Control 1	08h	12h	112h
Port 0 Block Contrl 0	08h	13h	113h
Port 0 Block Contrl 1	08h	14h	114h
Port 0 Bandwidth Control	08h	15h	115h
Port 0 VLAN Tag Infomation	08h	16h	116h
Port 0 Priority & VLAN Control	08h	17h	117h
Port 0 Security Control	08h	18h	118h
Port 0 Spanning Tree state Control	08h	19h	119h
Port 0 Memory Configuration	08h	1Ah	11Ah
Port 0 Discard packet limitation	08h	1Bh	11Bh
Reserved	08h	1Ch	11Ch
Reserved	08h	1Dh	11Dh
Port 0 Energy Efficient Ethernet Control	08h	1Eh	11Eh
Reserved	08h~09h	1Fh~0Fh	11Fh~12Fh
Port 1 Port Status	09h	10h	130h
Port 1 Basic Control 0	09h	11h	131h
Port 1 Basic Control 1	09h	12h	132h
Port 1 Block Contrl 0	09h	13h	133h
Port 1 Block Contrl 1	09h	14h	134h
Port 1 Bandwidth Control	09h	15h	135h
Port 1 VLAN Tag Infomation	09h	16h	136h
Port 1 Priority & VLAN Control	09h	17h	137h
Port 1 Security Control	09h	18h	138h
Port 1 Spanning Tree state Control	09h	19h	139h
Port 1 Memory Configuration	09h	1Ah	13Ah
Port 1 Discard packet limitation	09h	1Bh	13Bh
Reserved	09h	1Ch	13Ch
Reserved	09h	1Dh	13Dh
Port 1 Energy Efficient Ethernet Control	09h	1Eh	13Eh
Reserved	09h~0Ah	1Fh~0Fh	13Fh~14Fh
Port 2 Port Status	0Ah	10h	150h
Port 2 Basic Control 0	0Ah	11h	151h
Port 2 Basic Control 1	0Ah	12h	152h
Port 2 Block Contri 0	0Ah	13h	153h
Port 2 Block Contri 1	0Ah	14h	154h
Port 2 Bandwidth Control	0Ah	15h	155h
Port 2 VLAN Tag Infomation	0An	16h	156h
Port 2 Priority & VLAN Control	0An	17h	157h
Port 2 Security Control	0An 0Ah	18h	157h
Port 2 Security Control Port 2 Spanning Tree state Control	0An 0Ah	19h	159h
Port 2 Memory Configuration	0An 0Ah	1Ah	15Ah
Port 2 Discard packet limitation	0Ah	1Bh	15Bh



	6-F		JIVID Fast Ethernet S
Reserved	0Ah	1Ch	15Ch
Reserved	0Ah	1Dh	15Dh
Port 2 Energy Efficient Ethernet Control	0Ah	1Eh	15Eh
Reserved	0Ah~0Bh	1Fh~0Fh	15Fh~16Fh
Port 3 Port Status	0Bh	10h	170h
Port 3 Basic Control 0	0Bh	11h	171h
Port 3 Basic Control 1	0Bh	12h	172h
Port 3 Block Contrl 0	0Bh	13h	173h
Port 3 Block Contrl 1	0Bh	14h	174h
Port 3 Bandwidth Control	0Bh	15h	175h
Port 3 VLAN Tag Infomation	0Bh	16h	176h
Port 3 Priority & VLAN Control	0Bh	17h	177h
Port 3 Security Control	0Bh	18h	178h
Port 3 Spanning Tree state Control	0Bh	19h	179h
Port 3 Memory Configuration	0Bh	1Ah	17Ah
Port 3 Discard packet limitation	0Bh	1Bh	17Bh
Reserved	0Bh	1Ch	17Ch
Reserved	0Bh	1Dh	17Dh
Port 3 Energy Efficient Ethernet Control	0Bh	1Eh	17Eh
Reserved	0Bh~0Ch	1Fh~0Fh	17Fh~18Fh
Port 4 Port Status	0Ch	10h	190h
Port 4 Basic Control 0	0Ch	11h	191h
Port 4 Basic Control 1	0Ch	12h	192h
Port 4 Block Contrl 0	0Ch	13h	193h
Port 4 Block Contrl 1	0Ch	14h	194h
Port 4 Bandwidth Control	0Ch	15h	195h
Port 4 VLAN Tag Information	0Ch	16h	196h
Port 4 Priority & VLAN Control	0Ch	17h	197h
Port 4 Security Control	0Ch	18h	198h
Port 4 Spanning Tree state Control	0Ch	19h	199h
Port 4 Memory Configuration	0Ch	1Ah	19Ah
Port 4 Discard packet limitation	0Ch	1Bh	19Bh
Reserved	0Ch	1Ch	19Ch
Reserved	0Ch	1Dh	19Dh
Port 4 Energy Efficient Ethernet Control	0Ch	1Eh	19Eh
Reserved	0Ch~0Dh	1Fh~0Fh	19Fh~1AFh
Port 5 Port Status	0Dh	10h	1B0h
Port 5 Basic Control 0	0Dh	11h	1B1h
Port 5 Basic Control 1	0Dh	12h	1B2h
Port 5 Block Contrl 0	0Dh	13h	1B3h
Port 5 Block Contri 1	0Dh	14h	1B4h
Port 5 Bandwidth Control	0Dh	15h	1B5h
Port 5 VLAN Tag Infomation	0Dh	16h	1B6h
Port 5 Priority & VLAN Control	0Dh	17h	1B7h
Port 5 Security Control	0Dh	18h	1B8h
Port 5 Spanning Tree state Control	0Dh	19h	1B9h
Port 5 Memory Configuration	0Dh	1Ah	1BAh
Port 5 Discard packet limitation	0Dh	1Bh	1BBh
Reserved	0Dh	1Ch~1Dh	1BCh~1BDh
Port 5 Energy Efficient Ethernet Control	0Dh	1Eh	1BEh
Reserved	0Dh	1Fh	1BFh
Reserved	0Eh~0Fh	00h~1Fh	1C0h~20Fh





			IVID I ast Ethernet S
Switch Engine	Registers		
Switch Status	10h	10h	210h
Switch Reset	10h	11h	211h
Switch Control	10h	12h	212h
CPU Port & Mirror Control	10h	13h	213h
Special Tag Ether-Type	10h	14h	214h
Global Learning & Aging Control	10h	15h	215h
Reserved	10h	16h	216h
VLAN Priority Map	10h	17h	217h
TOS Priority Map 0	10h	18h	218h
TOS Priority Map 1	10h	19h	219h
TOS Priority Map 2	10h	1Ah	21Ah
TOS Priority Map 3	10h	1Bh	21Bh
TOS Priority Map 4	10h	1Ch	21Ch
TOS Priority Map 5	10h	1Dh	21Dh
TOS Priority Map 6	10h	1Eh	21Eh
TOS Priority Map 7	10h	1Fh	21Fh
MIB Counter Disable	11h	10h	230h
MIB Counter Control	11h	11h	231h
MIB Counter Data Low	11h	12h	232h
MIB Counter Data High	11h	13h	233h
Special Packet Control 0	11h	14h	234h
Special Packet Control 1	11h	15h	235h
Special Packet Control 2	11h	16h	236h
Special Packet Control 3	11h	17h	237h
Special Packet Control 4	11h	18h	238h
Special Packet Control 5	11h	19h	239h
Special Packet Control 6	11h	1Ah	23Ah
Special Packet Control 7	11h	1Bh	23Bh
Special Packet Control 8	11h	1Ch	23Ch
QinQ TPID	11h	1Dh	23Dh
VLAN Mode & Rule Control	11h	1Eh	23Eh
VLAN Table – Valid Control	11h	1Fh	23Fh
VLAN Table – ID 0H	12h	10h	250h
VLAN Table – ID_1H	12h	11h	251h
	12h	12h	
VLAN Table – ID_2H			252h
VLAN Table – ID_3H	12h	13h	253h 254h
VLAN Table – ID_4H	12h	14h	
VLAN Table – ID_5H	12h	15h	255h
VLAN Table – ID_6H	12h	16h	256h
VLAN Table – ID_7H	12h	17h	257h
VLAN Table – ID_8H	12h	18h	258h
VLAN Table – ID_9H	12h	19h	259h
VLAN Table – ID_AH	12h	1Ah	25Ah
VLAN Table – ID_BH	12h	1Bh	25Bh
VLAN Table – ID_CH	12h	1Ch	25Ch
VLAN Table – ID_DH	12h	1Dh	25Dh
VLAN Table – ID_EH	12h	1Eh	25Eh
VLAN Table – ID_FH	12h	1Fh	25Fh
VLAN Table – MEMBER_0H	13h	10h	270h
VLAN Table – MEMBER_1H	13h	11h	271h
VLAN Table – MEMBER_2H	13h	12h	272h





	<u> </u>	0.1 .0, .00	TIVID T ast Elliettiet C
VLAN Table – MEMBER_3H	13h	13h	273h
VLAN Table – MEMBER 4H	13h	14h	274h
VLAN Table – MEMBER_5H	13h	15h	275h
VLAN Table – MEMBER 6H	13h	16h	276h
VLAN Table – MEMBER 7H	13h	17h	277h
VLAN Table – MEMBER 8H	13h	18h	278h
VLAN Table – MEMBER 9H	13h	19h	279h
VLAN Table – MEMBER AH	13h	1Ah	27Ah
VLAN Table – MEMBER BH	13h	1Bh	27Bh
VLAN Table – MEMBER CH	13h	1Ch	27Ch
VLAN Table – MEMBER DH	13h	1Dh	27Dh
VLAN Table – MEMBER EH	13h	1Eh	27Eh
VLAN Table – MEMBER FH	13h	1Fh	27Fh
VLAN Table – Priority Enable	14h	10h	290h
VLAN Table – Priority Replace Enable	14h	11h	291h
VLAN Table – STP Index Enable	14h	12h	292h
VLAN Table – Misc_0	14h	13h	293h
VLAN Table – Misc 1	14h	14h	294h
VLAN Table – Misc 2	14h	15h	295h
VLAN Table – Misc 3	14h	16h	296h
VLAN Table – Misc 4	14h	17h	297h
VLAN Table - Misc 5	14h	18h	298h
VLAN Table - Misc 6	14h	19h	299h
VLAN Table - Misc 7	14h	1Ah	29Ah
Snooping Control 0	14h	1Bh	29Bh
Snooping Control 0 Snooping Control 1	14h	1Ch	29Ch
Reserved	14h~15h	1Dh~0Fh	29Dh~2AFh
Address Table Control & Status	15h	10h	2B0h
Address Table Data 0	15h	11h	2B1h
Address Table Data 1	15h	12h	2B2h
Address Table Data 2	15h	13h	2B3h
Address Table Data 3	15h	14h	2B4h
Address Table Data 4	15h	15h	2B5h
Reserved	15h	16h~17h	2B6h~2B7h
Address Registers for Magic Packet	15h		2B8h~2BAh
	15h	1Bh	2BBh
WoL Control Register	15h~16h	1Ch~0Fh	2BCh~2CFh
Reserved General Purpose I/O Control	16h	10h	2D0h
Reserved	16h~18h	11h~0Fh	2D1h~30Fh
Vendor ID	18h	10h	310h
Product ID	18h	11h	311h
Reserved	18h	12h~13h	312h~313h
Port 4 MAC Control	18h	14h	314h
Port 5 MAC Control	18h	15h	315h
Fiber Control	18h	16h	316h
IRQ and LED Control	18h	17h	317h
Interrupt Status Register	18h	18h	318h
Interrupt Mask & Control Register	18h	19h	319h
EEPROM Control & Address	18h	1Ah	31Ah
EEPROM Data	18h	1Bh	31Bh
Monitor Register 0	18h	1Ch	31Ch
Monitor Register 1	18h	1Dh	31Dh



6-Port 10/100Mb Fast Ethernet Smart Switch

Monitor Register 2	18h	1Eh	31Eh
Monitor Register 3	18h	1Fh	31Fh
Memory Access Enable	19h	10h	330h
Memory Address	19h	11h	331h
Memory Read Data (Dummy Read)	19h	12h	332h
Memory Read Data	19h	13h	333h
Memory Write Data Bit 15~0 Register	19h	14h	334h
Memory Write Data Bit 7~0 Register	19h	15h	335h
Memory Write Data Bit 15~8 Register	19h	16h	336h
Reserved	19h	17h	337h
System clock Select Register	19h	18h	338h
Serial Bus Error Check Register	19h	19h	339h
Reserved	19h	1Ah~1Dh	33Ah~33Ch
Virtual PHY Control	19h	1Dh	33Dh
PHY Control Test	19h	1Eh	33Eh
Reserved	19h	1Fh	33Fh
Reserved	1Ah~1Ch	00h~0Fh	340h~38Fh
Reserved	1Ch~1Fh	10h~1Fh	390h~3FFh

Note:

PHY_ADR = <PHY Address> fields of SMI frame

REG_ADR = <Register Address> fields of SMI frame

 $ABS_ADR = \{ PHY_ADR[4:0], REG_ADR[4:0] \}$

Key to Default

In the register description that follows, the default column takes the form: <Reset Value>, <Access Type>

<Reset Value>:

1	Bit set to logic one	
0	Bit set to logic zero	
?H	Bits set to hex. value	
X	No default value	y

Р	Power on reset default value
S	Software reset, by Reg. 211H bit 1, default value
Υ	Default value from PHY software reset by per port PHY register 0 bit 15
Е	Default value from EEPROM setting
Т	Default value from strap pin

<Access Type>:

RO	Read only	
RW	Read/Write	
R/C	Read and Clear	
RW/C1	Read/Write and Cleared by write 1	
WO	Write only	
R/WC	Read/Write and auto-cleared	

Reserved bits should be written with 0. Reserved bits are undefined on read access.



5.2 Internal PHY Registers

Port 0~4 PHY Control Register 5.2.1

P0(040H), P1(060H), P2(080H), P3(0A0H), P4(0C0H)

Bit	Bit Name	Default	Description
15	Reset	P0	Reset
		RW/SC	This bit sets the status and controls the PHY registers to their default
			states. This bit, which is self-clearing, will keep returning a value of one until
			the reset process is completed
			0: Normal operation
14	Loophook	PY0	1: Software reset Loopback
14	Loopback	RW	Loop-back control enable
		1000	When in 100Mbps operation mode, setting this bit may cause the
			descrambler to lose synchronization and produce a 720ms "dead time"
			before any valid data appears at the MII receive outputs
			0: Normal operation
			1: Loop-back enabled
13	Speed selection	PY1	Speed Select
		RW	Link speed may be selected either by this bit or by auto-negotiation. When
			auto-negotiation is enabled (bit 12 is set), this bit will return auto-negotiation
			selected medium type 0: 10Mbps
			1: 100Mbps
12	Auto-negotiation	PT1	Auto-negotiation Enable
	enable	RW	Enable the ability of auto-negotiation process.
			0: Disable
			1: Enable
11	Power down	_	Power Down
		RW	While in the power-down state, the PHY should respond to management
			transactions. During the transition to power-down state and while in the
		A	power-down state, the PHY should not generate spurious signals on the MII
	4	A	0: Normal operation 1: Power down
10	Isolate	PY0	Isolate
	roolate	RW	Force to 0 in application.
9	Restart	PY0	Restart Auto-negotiation
	Auto-negotiation	D. 27	Re-initiates the auto-negotiation process. If the auto-negotiation ability is
			disabled, this bit has no function and it should be cleared. This bit is
J	4)		self-clearing.
		and the same of th	0: Normal operation
0	D. all and I	DV4	1: Restart auto-negotiation process
8	Duplex mode	PY1 RW	Duplex Mode If auto-negotiation ability is disabled, this bit can be set manually
		LVV	(Read/Write). If auto-negotiation ability is enabled, this bit reflects the result
			of auto-negotiation (Read only).
			0: Half duplex operation
	All Control of the Co		1: Full duplex operation
7:0	Reserved	P0	Reserved
		RO	Read as 0, ignore on write



Port 0~4 PHY Status Register 5.2.2 P0(041H), P1(061H), P2(081H), P3(0A1H), P4(0C1H)

Bit	Bit Name	Default	Description
15	100BASE-T4	P0	100BASE-T4 Capable
		RO	0: No 100BASE-T4 capable
			1: 100BASE-T4 capable
14	100BASE-TX	P1	100BASE-TX Full Duplex Capable
	full-duplex	RO	0: No 100BASE-TX full duplex capable
			1: 100BASE-TX full duplex capable
13	100BASE-TX	P1	100BASE-TX Half Duplex Capable
	half-duplex	RO	0: No 100BASE-TX half duplex capable
			1: 100BASE-TX half duplex capable
12	10BASE-T	P1	10BASE-T Full Duplex Capable
	full-duplex	RO	0: No 10BASE-TX full duplex capable
			1: 10BASE-T full duplex capable
11	10BASE-T	P1	10BASE-T Half Duplex Capable
	half-duplex	RO	0: No 10BASE-T half duplex capable
40.7	D	DO	1: 10BASE-T half duplex capable
10:7	Reserved	P0	Reserved
6	MEnrophia	RO PY1	Read as 0, ignore on write
О	MF preamble suppression	RO	MII Frame Preamble Suppression 0: PHY doesn't accept management frames with preamble suppressed
	Suppression	KO	PHY accept management frames with preamble suppressed
5	Auto-negotiation	PY0	Auto-negotiation Complete
3	Complete	RO	0: Auto-negotiation process not completed
	Complete	NO	Auto-negotiation process completed Auto-negotiation process completed
4	Remote fault	PY0	Remote Fault
-	Tromoto ladit	RO	0: No remote fault condition detected
		110	1: Remote fault condition detected
3	Auto-negotiation	P1	Auto-Negotiation Ability
	ability	RO	0: No auto-negotiation capable
		A	1: Auto-negotiation capable
2	Link status	PY0	Link Status
		RO	The link status bit is implemented with a latching function, so that the
		· 4	occurrence of a link failure condition causes the link status bit to be cleared
		A '	and remain cleared until it is read via the management interface
		1	0: Link is not established
			1: Link is established
1	Jabber detect	PY0	Jabber Detect
4		RO	This bit works only in 10Mbps mode
		Hogs.	0: No jabber
4			1: Jabber condition detected
0	Extended	P1	Extended Capability
4	capability	RO	0: Basic register capable only
			1: Extended register capable



5.2.3 Port 0~4 PHY Identifier 1 Register P0(042H), P1(062H), P2(082H), P3(0A2H), P4(0C2H)

Bit	Bit Name	Default	Description
15:0	OUI_MSB	PE	OUI Most Significant Bits
		0181h	This register stores bit 3 to 18 of the OUI (00606E) to bit 15 to 0 of this
		RO	register respectively. The most significant two bits of the OUI are ignored
			(the IEEE standard refers to these as bit 1 and 2)

5.2.4 Port 0~4 PHY Identifier 2 Register P0(043H), P1(063H), P2(083H), P3(0A3H), P4(0C3H)

Bit	Bit Name	Default	Description
15:10	OUI_LSB	PE	OUI Least Significant Bits
		101110	Bit 19 to 24 of the OUI (00606E) are mapped to bit 15 to 10 of this register
		RO	respectively
9:4	VNDR_MDL	PE	Vendor Model Number
		001011	Five bits of vendor model number mapped to bit 9 to 4 (most significant bit
		RO	to bit 9)
3:0	MDL_REV	PE	Model Revision Number
		0001	Five bits of vendor model revision number mapped to bit 3 to 0 (most
		RO	significant bit to bit 4)

The PHY Identifier Registers #1 and #2 work together in a single identifier of the DM8806. The Identifier consists of a concatenation of the Organizationally Unique Identifier (OUI), a vendor's model number, and a model revision number. DAVICOM Semiconductor's IEEE assigned OUI is 00606E.

Preliminary
Doc No: DM8806/DM8806I -14-3-DS-P02
January 9, 2013



Port 0~4 PHY Auto-Negotiation Advertisement Register 5.2.5 P0(044H), P1(064H), P2(084H), P3(0A4H), P4(0C4H)

Bit	Bit Name	Default	Description
15	NP	P0	Next page Indication
		RO	The DM8806 has no next page, so this bit is permanently set to 0
			0: No next page
			1: Next page available
14	ACK	PY0	Acknowledge
		RO	The DM8806's auto-negotiation state machine will automatically control
			this bit in the outgoing FLP bursts and set it at the appropriate time during
			the auto-negotiation process. Software should not attempt to write to this
			bit.
			0: Not acknowledged
13	RF	PY0	Link partner ability data reception acknowledged Remote Fault
13	KF	RW	0: No fault detected
		IXVV	1: Local device senses a fault condition
12:11	Reserved	P0	Reserved
12.11	reserved	RO	Write as 0, ignore on read
10	FCS	PT0	Flow Control Support
		RW	0: Controller chip doesn't support flow control ability
			1: Controller chip supports flow control ability
9	T4	P0	100BASE-T4 Support
		RO	The DM8806 does not support 100BASE-T4 so this bit is permanently set
			to 0
			0: 100BASE-T4 is not supported
			1: 100BASE-T4 is supported by the local device
8	TX_FDX	PY1	100BASE-TX Full Duplex Support
		RW	0: 100BASE-TX full duplex is not supported
	TV 115V	D) (4	1: 100BASE-TX full duplex is supported by the local device
7	TX_HDX	PY1 RW	100BASE-TX Support
		KVV	0: 100BASE-TX half duplex is not supported 1: 100BASE-TX half duplex is supported by the local device
6	10_FDX	PY1	1. 100BASE-17 Hall duplex is supported by the local device
0	10_1 DX	RW	0: 10BASE-T full duplex is not supported
		1700	1: 10BASE-T full duplex is supported by the local device
5	10_HDX	PY1	10BASE-T Support
	10_1157	RW	0: 10BASE-T half duplex is not supported
			1: 10BASE-T half duplex is supported by the local device
4:0	Selector	PY	Protocol Selection Bits
		00001	These bits contain the binary encoded protocol selector supported by this
		RW	node <00001> indicates that this device supports IEEE 802.3 CSMA/CD



Port 0~4 PHY Auto-Negotiation Link Partner Ability Register 5.2.6 P0(045H), P1(065H), P2(085H), P3(0A5H), P4(0C5H)

Bit	Bit Name	Default	Description
15	NP	PY0	Next Page Indication
		RO	0: Link partner, no next page available
			1:Link partner, next page available
14	ACK	PY0	Acknowledge
		RO	The DM8806's auto-negotiation state machine will automatically control
			this bit from the incoming FLP bursts. Software should not attempt to write
			to this bit
			0: Not acknowledged
			Link partner ability data reception acknowledged
13	RF	PY0	Remote Fault
		RO	0: No remote fault indicated by link partner
			1: Remote fault indicated by link partner
12:11	Reserved	PY0	Reserved
		RO	Read as 0, ignore on write
10	FCS	PY0	Flow Control Support
		RO	Controller chip doesn't support flow control ability by link partner
			Controller chip supports flow control ability by link partner
9	T4	PY0	100BASE-T4 Support
		RO	0: 100BASE-T4 is not supported by the link partner
			1:100BASE-T4 is supported by the link partner
8	TX_FDX	PY0	100BASE-TX Full Duplex Support
		RO	0: 100BASE-TX full duplex is not supported by the link partner
			1:100BASE-TX full duplex is supported by the link partner
7	TX_HDX	PY0	100BASE-TX Support
		RO	0: 100BASE-TX half duplex is not supported by the link partner
			1: 100BASE-TX half duplex is supported by the link partner
6	10_FDX	PY0	10BASE-T Full Duplex Support
		RO	0: 10BASE-T full duplex is not supported by the link partner
_		4	1: 10BASE-T full duplex is supported by the link partner
5	10_HDX	PY0	10BASE-T Support
		RO	0: 10BASE-T half duplex is not supported by the link partner
			1: 10BASE-T half duplex is supported by the link partner
4:0	Selector	PY	Protocol Selection Bits
		00000	Link partner's binary encoded protocol selector
		RO	



Port 0~4 PHY Auto-Negotiation Expansion Register 5.2.7 P0(046H), P1(066H), P2(086H), P3(0A6H), P4(0C6H)

Bit	Bit Name	Default	Description			
15:5	Reserved	P0	Reserved			
		RO	Read as 0, ignore on write			
4	PDF	PY0	Local Device Parallel Detection Fault			
		RO	0: No fault detected via parallel detection function			
			1: A fault detected via parallel detection function			
3	LP_NP_EN	PY0	Link Partner Next Page Able			
		RO	0: Link partner, no next page			
			1: Link partner, next page available			
2	NP_ABLE	P0	Local Device Next Page Able			
		RO	DM8806 does not support this function, so this bit is always 0			
			0: No next page			
			1: Next page available			
1	PAGE_RX	PY0	New Page Received			
		RO	A new link code word page received. This bit will be automatically cleared			
			when the register (register 6) is read by management			
0	LP_AN_EN	PY0	Link Partner Auto-negotiation Able			
		RO	0: Link partner do not support Auto-negotiation			
			1: Link partner supports Auto-negotiation			

DM8806/DM8806I



Port 0~4 PHY Specific Control 1 Register 5.2.8 P0(050H), P1(070H), P2(090H), P3(0B0H), P4(0D0H)

Bit	Bit Name	Default	Description
15	BP_4B5B	PY0	Bypass 4B5B Encoding and 5B4B Decoding
		RW	0: Normal 4B5B and 5B4B operation
			1: 4B5B encoder and 5B4B decoder function bypassed
14	BP_SCR	PY0	Bypass Scrambler/Descrambler Function
		RW	0: Normal scrambler and descrambler operation
			1: Scrambler and descrambler function bypassed
13	BP_ALIGN	PY0 RW	Bypass Symbol Alignment Function 0: Normal operation
			1: Receive functions (descrambler, symbol alignment and symbol
			decoding functions) bypassed. Transmit functions (symbol
			encoder and scrambler) bypassed
12:11	Reserved	PY0	Reserved
		RW	
10	TX	PY1	100BASE-TX Mode Control
		RW	0: 100BASE-FX operation (Fiber mode)
			1: 100BASE-TX operation
9:5	Reserved	PY0	Reserved
		RW	
4	Reserved	PY1	Reserved
		RW	
3	Reserved	PY0	Reserved
		RW	
2	Reserved	PY1	Reserved
		RW	
1:0	Reserved	PY0	Reserved
		RW	



DM8806/DM8806I

Port 0~4 PHY Specific Control 2 Register 5.2.9 P0(054H), P1(074H), P2(094H), P3(0B4H), P4(0D4H)

Bit	Bit Name	Default	Description
15:12	RESERVED	PY0	Reserved
		RW	
11	PREAMBLEX	PY0	Preamble Saving Control
		RW	When bit 11 of per port PHY register 1DH is set, 12-bit preamble bit is
			reduced; otherwise 22-bit preamble bit is reduced.
			0: If bit 10 is set, the 10M TX preamble count is reduced
			1: 10M TX preamble bit count is normal
10	TX10M_PWR	PY0	10M TX Power Saving Control Enable
		RW	0: Disable
			1: Enable
9	NWAY_PWR	PY0	N-Way Power Saving Control Disalbe
		RW	0: Enable
			1: Disable
8	Reserved	P0	Reserved
		RO	Read as 0, ignore on write
7	MDIX_CNTL	PYX	The polarity of MDI/MDIX value
		RO	0: MDI mode
			1: MDIX mode
6	AutoNeg_dpbk	PY0	Auto-negotiation Loopback
		RW	0: Normal operation
			1: Test internal digital auto-negotiation Loopback
5	Mdix_fix Value	PY0	MDIX_CNTL force value:
		RW	When MDIX_DOWN = 1, MDIX_CNTL value depend on the register value.
4	MDIX_DOWN	PY0	MDIX Down
		RW	Disable HP Auto-MDIX. Force MDI/MDIX function manually.
			0: Enable HP Auto-MDIX
		D) (0	1: Disable HP Auto-MDIX, MDIX_CNTL value depend on bit 5
3:0	Reserved	PY0	Reserved
		RW	

Preliminary Doc No: DM8806/DM8806I -14-3-DS-P02 January 9, 2013



5.2.10 Port 0~4 PHY Power Saving Control Register P0(05DH), P1(07DH), P2(09DH), P3(0BDH), P4(0DDH)

Bit	Bit Name	Default	Description
15:12	RESERVED	P0	Reserved
		RO	
11	PREAMBLEX	PY0	Preamble Saving Control
		RW	When bit 10 of per port PHY register 14H is cleared and bit 11 of per port
			PHY register 14H is set, the 10M TX preamble count is reduced.
			0: 20-bit preamble bits is reduced
			1: 10-bit preamble bit is reduced
10	RESERVED	PY0	Reserved
		RW	
9	TX_PWR	PY0	TX Power Saving Control Disabled
		RW	0: when cable is unconnected with link partner, the driving current of
			transmit is reduced for power saving
			1: disable TX driving power saving function
8:0	RESERVED	P0	Reserved
		RO	

Preliminary
Doc No: DM8806/DM8806I -14-3-DS-P02
January 9, 2013



5.3 Switch Per-Port Registers

5.3.1 Per Port Status Data Register

P0(110h), P1(130h), P2(150h), P3(170h), P4(190h), P5(1B0h)

Bit	Name	ROM	Default	Description
15.5	RESERVED	_	P0	Reserved
15:5			RO	Write as 0h, ignore when read
	LP_FCS	_	P0	Link Partner Flow Control Enable Status
4			RO	0: Link partner don't support IEEE 802.3x flow control
				1: Link partner support IEEE 802.3x flow control
3:2	SPEED	_	P0	PHY Speed Status
			RO	00: 10Mbps
				01: 100Mbps
				1x: 1000Mbps
1	FDX	_	P0	PHY Duplex Status
			RO	0: Half-duplex
				1: Full-duplex
0	LINK	_	P0	PHY Link Status
			RO	0: Link off
				1: Link on

5.3.2 Per Port Basic Control 0 Register

P0(111h), P1(131h), P2(151h), P3(171h), P4(191h), P5(1B1h)

Bit	Name	ROM	Default	Description
15	RESERVED	- /	P0	Reserved
13			RO	Write as 0h, ignore when read
14	UNPLUG_CLS	80h.[14]	PSE0	Unplug Clear Address Enable
		90h.[14]	RW	Enable to automatically clear address record in address
		A0h.[14]		table after unplug
		B0h.[14]		0: Disable, retaining address record
		C0h.[14]		1: Enable, clearing address record
		D0h.[14]		
13	AGE_DIS	80h.[13]	PSE0	Address Table Aging
	The state of the s	90h.[13]	RW	0: Age function is enabled
		A0h.[13]		1: Age function is disabled
4		B0h.[13]		
		C0h.[13]		
		D0h.[13]		
12	ADRLRN_DIS	80h.[12]	PSE0	Address Learning Disabled
	A Property of the second	90h.[12]	RW	0: Address learning function is enabled
4		A0h.[12]		1: Address learning function is disabled
		B0h.[12]		
	100	C0h.[12]		
		D0h.[12]		
11	DIS_PAUSE	80h.[11]	PSE0	Maximum PAUSE Packet from Link Partner
		90h.[11]	RW	0: Always care PAUSE packet from link partner
		A0h.[11]		1: PAUSE packet by passed after 7 continued PAUSE
		B0h.[11]		packet from link partner
		C0h.[11]		
		D0h.[11]		



DM8806/DM8806I

6-Port 10/100Mb Fast Ethernet Smart Switch

				0-POR 10/1001010 Past Ethernet Smart Switch
10	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
9	HOB_DIS	80h.[9]	PSE0	Head-of-Line Blocking Prevent Control
		90h.[9]	RW	0: Disable
		A0h.[9]		1: Enable
		B0h.[9]		
		C0h.[9]		
		D0h.[9]		
8	LOOPBACK		PSE0	Loop-Back Mode
			RW	The transmitted packet will be forward to this port itself
				0: Look-back is disabled
				1: Look-back is enabled
7	PAUSE_CON	80h.[7]	PSE0	Send PAUSE Continuously
	_	90h.[7]	RW	If buffer congestion occur on full duplex, switch will send
		A0h.[7]		PAUSE frames:
		B0h.[7]		0: Up to 8-times
		C0h.[7]		1: Continuously until alleviation
		D0h.[7]		
6	PARTI_EN	80h.[6]	PSE0	Partition Detection Enable
	_	90h.[6]	RW	0: Disable
		A0h.[6]		1: Enable
		B0h.[6]		
		C0h.[6]		
		D0h.[6]		
5	FCBP_DIS	80h.[5]	PSE0	Backpressure Flow-Control in Half Duplex Disable
		90h.[5]	RW	0: Backpressure is enabled
		A0h.[5]		1: Backpressure is disabled
		B0h.[5]		
		C0h.[5]		
		D0h.[5]		
4	FC3X_DIS	80h.[4]	PSE0	IEEE 802.3x Flow Control in Full Duplex Mode
		90h.[4]	RW	0: 802.3x flow-control is enabled
		A0h.[4]		1: 802.3x flow-control is disabled
		B0h.[4]		
		C0h.[4]		
		D0h.[4]		
3:2	MAX_PKTLEN	80h.[3:2]	PSE0	Max accept packet length by RX from this port
		90h.[3:2]	RW	00: 1536-bytes
		A0h.[3:2]		01: 1552-bytes
.4	4 1	B0h.[3:2]		10: 1800-bytes
4		C0h.[3:2]		11: 2032-bytes
		D0h.[3:2]		
1	RX_DIS	_	PSE0	Packet Receive Disable
			RW	0: Receive ability is enabled
				1: Receive ability is disabled
0	TX_DIS	_	PSE0	Packet Transmit Disable
	_		RW	0: Transmit ability is enabled
				1: Transmit ability is disabled
<u> </u>	L	l	l .	



DM8806/DM8806I 6-Port 10/100Mb Fast Ethernet Smart Switch

Per Port Basic Control 1 Register 5.3.3 P0(112h), P1(132h), P2(152h), P3(172h), P4(192h), P5(1B2h)

Bit	Name	ROM	Default	Description
15	NO DIS RX		PSE0	
15	NO_DIS_KX	81h.[15]	RW	Don't Discard RX Packets when Ingress Bandwidth Control
		91h.[15]	KVV	
		A1h.[15]		When received packets bandwidth reach Ingress bandwidth
		B1h.[15]		threshold, the packets over the threshold are not discarded but
		C1h.[15]		with flow control.
		D1h.[15]		0: Don't discard packet
44	DANIDIAUDTU	041 5447	D0E0	1: Discard packet
14	BANDWIDTH	81h.[14]	PSE0	Bandwidth Control Mode
		91h.[14]	RW	0: Separated mode. Rate control of ingress and egress
		A1h.[14]		is separate.
		B1h.[14]		1: Combined mode. Combining the rate of ingress and
		C1h.[14]		egress
40	OTODIALIUD	D1h.[14]	DOE	Description of Characteristics of the Control of th
13	STORM_UUP	81h.[13]	PSE0	Broadcast Storm Enable for Unlearned Unicast Packets
		91h.[13]	RW	0: Disable
		A1h.[13]		1: Enable
		B1h.[13]		
		C1h.[13]		
40	OTODA MD	D1h.[13]	DOE 0	
12	STORM_MP	81h.[12]	PSE0	Broadcast Storm Filtering for Multicast Packets
		91h.[12]	RW	Treat multicast packet as source of storm
		A1h.[12]		0: Disable
		B1h.[12]		1: Enable
		C1h.[12]		
11	MIDD DDD	D1h.[12]	PSE0	Don't Mirror Broadcast/Multicast Packets
''	MIRR_DBP	81h.[11] 91h.[11]	RW	If Mirror Function is Enabled
		A1h.[11]	LVV	O: Broadcast/Multicast would be mirrored
		B1h.[11]		Broadcast/Multicast would not be mirrored
		C1h.[11]		1. Dioadcast/Wallicast would not be militored
		D1h.[11]		
10	FIR_SPEC	81h.[10]	PSE0,R	Specific MAC Filtering Control Enable
10	1 IIX_01 LO	91h.[10]	W	Enable to filter packet that is specified in the address
	T X	A1h.[10]	V V	table.
		B1h.[10]		0: Disable
4		C1h.[10]		1: Enable
		D1h.[10]		1. Eliabio
9	FIR_UUSMAC	81h.[9]	PSE0	Filter Packets with Unlearned Unicast SMAC
	III_CGGWIAG	91h.[9]	RW	0: Disable
		A1h.[9]	1 7 4 4	1: Enable
		B1h.[9]		
		C1h.[9]		
	#	D1h.[9]		
8	FIR_UUDMAC	81h.[8]	PSE0	Filter Packets with Unlearned Unicast DMAC
	(_000)	91h.[8]	RW	0: Disable
		A1h.[8]		1: Enable
		B1h.[8]		
		C1h.[8]		
		D1h.[8]		
	l .			



DM8806/DM8806I

6-Port 10/100Mb Fast Ethernet Smart Switch

				0-POIL TO/TOOMID FASE ETHERNEL SMALL SWITCH
7	FIR_UMDMAC	81h.[7]	PSE0	Filter Packets with Unlearned Multicast DMAC
		91h.[7]	RW	0: Disable
		A1h.[7]		1: Enable
		B1h.[7]		
		C1h.[7]		
		D1h.[7]		
6	FIR_BDMAC	81h.[6]	PSE0	Filter Packets with Broadcast DMAC
		91h.[6]	RW	0: Disable
		A1h.[6]		1: Enable
		B1h.[6]		
		C1h.[6]		
		D1h.[6]		
5	FIR_MDMAC	81h.[5]	PSE0	Filter Packets with Multicast DMAC
		91h.[5]	RW	0: Disable
		A1h.[5]		1: Enable
		B1h.[5]		
		C1h.[5]		
		D1h.[5]		
4	FIR_MSMAC	81h.[4]	PSE0	Filter Packets with Multicast SMAC
		91h.[4]	RW	0: Disable
		A1h.[4]		1: Enable
		B1h.[4]		
		C1h.[4]		
		D1h.[4]		
3:2	MIRR_TX	81h.[3:2]	PSE0	TX Packet is Mirrored.
		91h.[3:2]	RW	The egress packet on this port also be forward to sniffer
		A1h.[3:2]	A.	port.
		B1h.[3:2]		
		C1h.[3:2]		Port TX Mirror Option
		D1h.[3:2]		00: TX mirror function is disabled
			No.	01: All transmitted packets is mirrored
				10: Packet is mirrored if
		1	P	(DMAC search result is hit & ATB_MIRR==1 & Transmit
				from this port)
				11: Packet is mirrored if
			and the same of th	(SMAC search result is hit & ATB_MIRR==1 & Transmit
		AW	r	from this port)
1:0	MIRR_RX	81h.[1:0]	PSE0	RX Packet is Mirrored.
		91h.[1:0]	RW	The ingress packet on this port also be forward to sniffer
d		A1h.[1:0]		port.
		B1h.[1:0]		
		C1h.[1:0]		Port RX Mirror Option
A		D1h.[1:0]		00: RX mirror function is disabled
				01: All received packets is mirrored
				10: Packet is mirrored if
				(DMAC search result is hit & ATB_MIRR==1 & Receive
				from this port)
				11: Packet is mirrored if
				(SMAC search result is hit & ATB_MIRR==1 & Receive
				from this port)



5.3.4 Per Port Block Control 0 Register P0(113h), P1(133h), P2(153h), P3(173h), P4(193h), P5(1B3h)

Bit	Name	ROM	Default	Description
15:14	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
13:8	BLK_MP	82h.[13:8]	PSE0	Block Packet with Multicast DMAC
		92h.[13:8]	RW	[13]: Forward to port 5 is blocked
		A2h.[13:8]		[12]: Forward to port 4 is blocked
		B2h.[13:8]		[11]: Forward to port 3 is blocked
		C2h.[13:8]		[10]: Forward to port 2 is blocked
		D2h.[13:8]		[09]: Forward to port 1 is blocked
				[08]: Forward to port 0 is blocked
				0: Disable
7.0	DECED/ED		DO	1: Enable
7:6	RESERVED	_	P0	Reserved
		001 [5 0]	RO	Write as 0h, ignore when read
5:0	BLK_BP	82h.[5:0]	PSE	Block Packet with Broadcast DMAC
		92h.[5:0]	RW	[05]: Forward to port 5 is blocked
		A2h.[5:0]		[04]: Forward to port 4 is blocked
		B2h.[5:0]		[03]: Forward to port 3 is blocked
		C2h.[5:0]		[02]: Forward to port 2 is blocked
		D2h.[5:0]		[01]: Forward to port 1 is blocked [00]: Forward to port 0 is blocked
			4	0: Disable
				1: Enable



5.3.5 Per Port Block Control 1 Register P0(114h, P1(134h), P2(154h), P3(174h), P4(194h), P5(1B4h)

Bit	Name	ROM	Default	Description
15:14	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
13:8	BLK_UKP	83h.[13:8]	PSE0	Block Packet with Unlearned Unicast DMAC
		93h.[13:8]	RW	[13]: Forward to port 5 is blocked
		A3h.[13:8]		[12]: Forward to port 4 is blocked
		B3h.[13:8]		[11]: Forward to port 3 is blocked
		C3h.[13:8]		[10]: Forward to port 2 is blocked
		D3h.[13:8]		[09]: Forward to port 1 is blocked
				[08]: Forward to port 0 is blocked
				0: Disable
				1: Enable
7:6	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
5:0	BLK_UP	83h.[5:0]	PSE0	Block Packet with Unicast DMAC
		93h.[5:0]	RW	[05]: Forward to port 5 is blocked
		A3h.[5:0]		[04]: Forward to port 4 is blocked
		B3h.[5:0]		[03]: Forward to port 3 is blocked
		C3h.[5:0]		[02]: Forward to port 2 is blocked
		D3h.[5:0]		[01]: Forward to port 1 is blocked
			4	[00]: Forward to port 0 is blocked
			14	0: Disable
				1: Enable



Per Port Bandwidth Control Register 5.3.6 P0(115h), P1(135), P2(155h), P3(175h), P4(195h), P5(1B5h)

Bit	Name	ROM	Default	Description
15:12	INGRESS	84h.[15:12]	PSE0	Ingress Rate Control (Separated mode)
		94h.[15:12]	RW	These bits define the bandwidth threshold that received packets
		A4h.[15:12]		over the threshold are discarded.
		B4h.[15:12]		0000: none
		C4h.[15:12]		0001: 64Kbps
		D4h.[15:12]		0010: 128Kbps
				0011: 256Kbps
				0100: 512Kbps
				0101: 1Mbps
				0110: 2Mbps
				0111: 4Mbps
				1000: 8Mbps
				1001: 16Mbps
				1010: 32Mbps
				1011: 48Mbps
				1100: 64Mbps
				1101: 72Mbps
				1110: 80Mbps
				1111: 88Mbps
11:8	EGRESS	84h.[11:8]	PSE0	Egress Rate Control
		94h.[11:8]	RW	These bits define the bandwidth threshold that transmitted
		A4h.[11:8]		packets over the threshold are discarded.
		B4h.[11:8]		0000: none
		C4h.[11:8]		0001: 64Kbps
		D4h.[11:8]		0010: 128Kbps
			The state of the s	0011: 256Kbps 0100: 512Kbps
				0100: 312Kbps 0101: 1Mbps
		4		0110: 2Mbps
				0111: 4Mbps
				1000: 8Mbps
				1001: 16Mbps
				1010: 32Mbps
	The state of the s			1011: 48Mbps
				1100: 64Mbps
4				1101: 72Mbps
		No.		1110: 80Mbps
				1111: 88Mbps



DM8806/DM8806I

6-Port 10/100Mb Fast Ethernet Smart Switch

				0-POR TO/TOOMD FASE EMEMBER SMART SWILCH
7:4	BSTH	84h.[7:4]	PSE0	Broadcast Storm Threshold
		94h.[7:4]	RW	These bits define the bandwidth threshold that received
		A4h.[7:4]		broadcast packets over the threshold are discarded
		B4h.[7:4]		0000: no broadcast storm control
		C4h.[7:4]		0001: 8K packets/sec
		D4h.[7:4]		0010: 16K packets/sec
				0011: 64K packets/sec
				0100: 5%
				0101: 10%
				0110: 20%
				0111: 30%
				1000: 40%
				1001: 50%
				1010: 60%
				1011: 70%
				1100: 80%
				1101: 90%
				111X: no broadcast storm control
3:0	BW_CTRL	84h.[3:0]	PSE0	Ingress and Egress Rate Control (Combined mode)
		94h.[3:0]	RW	Received and Transmitted Bandwidth Control
		A4h.[3:0]		These bits define the bandwidth threshold that transmitted or
		B4h.[3:0]		received packets over the threshold are discarded
		C4h.[3:0]		0000: none
		D4h.[3:0]	4	0001: 64Kbps
			A	0010: 128Kbps
			Ad	0011: 256Kbps
				0100: 512Kbps
				0101: 1Mbps
				0110: 2Mbps
			1	0111: 4Mbps
			1	1000: 8Mbps
			A 4	1001: 16Mbps
		4		1010: 32Mbps
				1011: 48Mbps
				1100: 64Mbps
				1101: 72Mbps
				1110: 80Mbps
				1111: 88Mbps



Per Port VLAN Tag Infomation Register 5.3.7 P0(116h), P1(136h), P2(156h), P3(176h), P4(196h), P5(1B6h)

Bit	Name	ROM	Default	Description
15:13	PPRI	85h.[15:13]	PSE0	Port VLAN Priority
		95h.[15:13]	RW	
		A5h.[15:13]		
		B5h.[15:13]		A
		C5h.[15:13]		
		D5h.[15:13]		
12	PCFI	85h.[12]	PSE0	Port VLAN CFI
		95h.[12]	RW	
		A5h.[12]		
		B5h.[12]		
		C5h.[12]		
		D5h.[12]		
11:0	PVID	85h.[3:0]	PSE1	Port VLAN Identification
		95h.[3:0]	RW	
		A5h.[3:0]		
		B5h.[3:0]		
		C5h.[3:0]		
		D5h.[3:0]		



Per Port Priority and VLAN Control Register 5.3.8 P0(117H), P1(137H), P2(157H), P3(177H), P4(197H), P5(1B7H)

Bit	Name	ROM	Default	Description
15	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
14	TAG_OUT	86h.[14]	PSE0	Output Tagging Enable
		96h.[14]	RW	Force output tagging regardless of VLAN table setting.
		A6h.[14]		0: Disable
		B6h.[14]		1: Enable
		C6h.[14]		
		D6h.[14]		
13	FIR_VPKT	86h.[13]	PSE0	Filter VLAN Packet
		96h.[13]	RW	To filter incoming packet if its port does not exist in VLAN
		A6h.[13]		member set
		B6h.[13]		0: Disable
		C6h.[13]		1: Enable
		D6h.[13]		
12	UNTAG_IN	86h.[12]	PSE0	Input Force No Tag
		96h.[12]	RW	Assume all received frame are untagged
		A6h.[12]		0: Disable
		B6h.[12]		1: Enable
		C6h.[12]		
44.40	DEOED\/ED	D6h.[12]	DO 4	D
11:10	RESERVED	_	P0	Reserved Write on the ignore when read
0.0	\/L A N . LA C	06P [0:0]	RO PSE0	Write as 0h, ignore when read
9:8	VLAN_IAC	86h.[9:8] 96h.[9:8]	RW	VLAN Ingress Admit Only Control 00: Accept all frames
		A6h.[9:8]	LVVV	01: Accept VLAN-tagged frames only
		B6h.[9:8]	1	Untagged or priority tagged(VID=0) frames will be
		C6h.[9:8]		dropped
		D6h.[9:8]		10: Accept untagged frames only
		o[o.o]		11: Accept frame's VID equal to ingress PVID
7	RESERVED		P0	Reserved
			RO	Write as 0h, ignore when read
6	PRI_DIS	86h.[6]	PSE0	Priority Queue Disable
	_	96h.[6]	RW	0: Priority Queue is enabled
		A6h.[6]		1: Priority Queue is disabled
.4		B6h.[6]		
		C6h.[6]		
		D6h.[6]		
5	WFQUE	86h.[5]	PSE0	Priority Scheduling Method
		96h.[5]	RW	0: Strict (Queue 3 > 2 > 1 > 0). Always highest priority
		A6h.[5]		queue first.
		B6h.[5]		1: Weighted Round-Robin with 8:4:2:1 ratio
	JP	C6h.[5]		
	T00 55'	D6h.[5]	D050	Division Observation ID To Co. Market
4	TOS_PRI	86h.[4]	PSE0	Priority Classification IP ToS over VLAN
		96h.[4]	RW	0: Priority Classification base on VLAN
		A6h.[4]		1: Priority Classification base on IP ToS field
		B6h.[4] C6h.[4]		
		D6h.[4]		
		DOI1.[4]	Ĩ	



DM8806/DM8806I

6-Port 10/100Mb Fast Ethernet Smart Switch

3	TOS_OFF	86h.[3] 96h.[3] A6h.[3] B6h.[3] C6h.[3] D6h.[3]	PSE0 RW	IP ToS Priority Classification Disable 0: Classification is enabled 1: Classification is disabled
2	PRI_OFF	86h.[2] 96h.[2] A6h.[2] B6h.[2] C6h.[2] D6h.[2]	PSE0 RW	VLAN Priority Classification Disable 0: Classification is enabled 1: Classification is disabled
1:0	PB_PQ	86h.[1:0] 96h.[1:0] A6h.[1:0] B6h.[1:0] C6h.[1:0] D6h.[1:0]	PSE0 RW	Port-based Priority Queue Number 00: Queue 0 01: Queue 1 10: Queue 2 11: Queue 3



5.3.9 Per Port Security Control Register P0(118h), P1(138h), P2(158h), P3(178h), P4(198h), P5(1B8h)

Bit	Name	ROM	Default	Description
15	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
14:10	MAX_LRN	87h.[14:10]	PSE0	Learning Restriction.
		97h.[14:10]	RW	Limited number of learned MAC address
		A7h.[14:10]		1~31, 0: Limitless
		B7h.[14:10]		
		C7h.[14:10]		
		D7h.[14:10]		
9	P_UNAUTH	87h.[9]	PSE0	Port in Unauthorized State
		97h.[9]	RW	0: Port is in authorized state (normal mode).
		A7h.[9]		TX/RX and learning capability is enabled.
		B7h.[9]		1: Port is in unauthorized state (disable mode).
		C7h.[9]		TX/RX and learning capability is disabled.
		D7h.[9]		Only EAPoL packet can be forwarded.
8:2	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
1:0	PLOCK_M	87h.[1:0]	PSE0	Port Locking Mode
		97h.[1:0]	RW	00: Port Lock is disabled
		A7h.[1:0]		01: First Lock
		B7h.[1:0]	A	10: First Link Lock
		C7h.[1:0]	TA.	11: Assign Lock
		D7h.[1:0]		

5.3.10 Per Port Advanced Control Register

P0(119h), P1(139h), P2(159h), P3(179h), P4(199h), P5(1B9h)

Bit	Name	ROM	Default	Description
15:13	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
12	CT_DHLF	88h.[12]	PSE0	Disable Cut-Through Mode in Half-duplex
		98h.[12]	RW	0: Enable cut-through in half-duplex
		A8h.[12]		1: Disable cut-through in half-duplex
		B8h.[12]		
4		C8h.[12]		
		D8h.[12]		
11:10	CT_MODE	88h.[11:10]	PSE0	Cut-Through Mode
		98h.[11:10]	RW	Cut-Through launch after how much byte of packet was
		A8h.[11:10]		received.
· ·		B8h.[11:10]		00: 64-bytes
		C8h.[11:10]		01: 64-bytes
		D8h.[11:10]		10: 128-bytes
				11: 256-bytes
9	CT_EN	88h.[9]	PSE0	Cut-Through Mode Enable
		98h.[9]	RW	0: Disable (Store-and-Forward)
		A8h.[9]		1: Enable
		B8h.[9]		
		C8h.[9]		
		D8h.[9]		



DM8806/DM8806I

6-Port 10/100Mb Fast Ethernet Smart Switch

8	FAST_LEAVE	88h.[9] 98h.[9] A8h.[9] B8h.[9] C8h.[9] D8h.[9]	PSE R0	IGMP Snooping Fast Leave Enable 0: Disable 1: Enable
7:6	STP_INDEX3		PS0 RW	STP/RSTP Port State associate with STP index 3 There are 4 port states for supporting STP, and 3 port states for supporting RSTP. 00: Forwarding State, The port transmits and receives packets normally & learning is enabled. 01: Disabled State/Discarding, The port will only forward the packets that are to and from uP port (span packets) & learning is disabled. 10: Learning State, The port will only forward the packets tha are to and from uP port (span packets) & leaning is enabled. 11: Blocking/Listening State, The port will only forward the packets that are to and from uP port (span packets) & learning is disabled.
5:4	STP_INDEX2		PS0 RW	STP/RSTP Port State associate with STP index 2
3:2	STP_INDEX1		PS0 RW	STP/RSTP Port State associate with STP index 1
1:0	STP_INDEX0	_	PS0 RW	STP/RSTP Port State associate with STP index 0



Per Port Memory Control Register 5.3.11 P0(11Ah), P1(13Ah), P2(15Ah), P3(17Ah), P4(19Ah), P5(1BAh)

Bit	Name	ROM	Default	Description
15:8	TDRQ_TH	89h.[15:8]	PSE	TDR output queue block threshold value, the block unit
		99h.[15:8]	19h	is "128bytes". It is used generally when Head-of-Line
		A9h.[15:8]	RW	Blocking, per port register 1 bit 19h, is set.
		B9h.[15:8]		A
		C9h.[15:8]		
		D9h.[15:8]		
7	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
6:0	RV_BLKSIZ	89h.[6:0]	PSE	Per port receive buffer reserved block size, the block
		99h.[6:0]	3Ah	unit is "128bytes".
		A9h.[6:0]	RW	Use software to programming this field, the Maximum
		B9h.[6:0]		value is 3Eh
		C9h.[6:0]		
		D9h.[6:0]		

5.3.12 Per Port Discard Limitation Register P0(11Bh), P1(13Bh), P2(15Bh), P3(17Bh), P4(19BH), P5(1BBh)

Bit	Name	ROM	Default	Description
15	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
14:8	RV_HI_TH	8Ah.[14:8]	PSE	Per port receive buffer reserved block high water
		9Ah.[14:8]	20h	threshold, the block unit is "128bytes"
		AAh.[14:8]	RW	
		BAh.[14:8]		
		CAh.[14:8]		
	4	DAh.[14:8]		
7	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
6:0	RV_LO_TH	8Ah.[6:0]	PSE0	Per port receive buffer reserved block Low water
		9Ah.[6:0]	RW	threshold, the block unit is "128bytes"
		AAh.[6:0]		
		BAh.[6:0]		
		CAh.[6:0]		
		DAh.[6:0]		



DM8806/DM8806I 6-Port 10/100Mb Fast Ethernet Smart Switch

Per Port Energy Efficient Ethernet Control Register 5.3.13 P0(11Eh), P1(13Eh), P2(15Eh), P3(17Eh), P4(19Eh)

Bit	Name	ROM	Default	Description
15	EEE_EN	8Bh.[15]	PS0	802.3az Energy Efficient Ethernet enable
		9Bh.[15]	RW	0: Disable
		ABh.[15]		1: Enable
		BBh.[15]		A
		CBh.[15]		* The default value comes from the strap P1_LNK_LED
		DBh.[15]		(pin 43) and EEPROM loading sequentially.
14:8	EEE_EXIT	8Bh.[14:8]	PS0	Timer to leave EEE state before transmit packet
		9Bh.[14:8]	RW	Unit: 2us (default: 30us)
		ABh.[14:8]		
		BBh.[14:8]		
		CBh.[14:8]		
		DBh.[14:8]		
7	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
6:0	EEE_IN	8Bh.[6:0]	PS0	Timer to enter EEE state after transmit idle
		9Bh.[6:0]	RW	Unit: 2us (default: 10us)
		ABh.[6:0]		
		BBh.[6:0]		
		CBh.[6:0]	4	
		DBh[6:0]	1	



5.4 Switch Engine Registers

Switch Status Register (210h) 5.4.1

			<u> </u>	
Bit	Name	ROM	Default	Description
15:4	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
3	RV_NonEmpty	_	RO	Receive Buffer Status (Debug Only)
				0: No packet in buffer
				1: There are packets in buffer
2	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
1	BIST_1	_	RO	Memory 1 BIST Status (25K)
				0:Pass
				1:Fail
0	BIST_0	_	RO	Memory 0 BIST Status (48K)
				0:Pass
				1:Fail

5.4.2 Switch Reset Register (211h)

J.4.Z	Switch Kese	t vedisiei (4 1 111 <i>)</i>	
Bit	Name	ROM	Default	Description
15:3	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
2	PD_ANLG	_	P0	Power down all analog PHY
			RW	0: Power On
			1	1: Power Down
1	RST_ANLG	_	P0	Analog PHY Core Reset
			RW	Write 1 to reset, and auto-clear after 10us
0	RST_SW	-4	P0	Switch Core Reset
			RW	Write 1 to reset, and auto-clear after 10us





5.4.3 Switch Control Register Register (212h)

5.4.5		TOI Register		(21211)
Bit	Name	ROM	Default	Description
15	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
14	MAC_1X	12h.[14]	PS0,	MAC-based 802.1x Security
			RW	0: Port-based
				1: MAC-based
13:12	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
11:8	TRUNK_EN	12h.[11:8]	PSE0	Trunk Enable (P3,P2,P1,P0)
			RW	[11] 1: Port 3 trunk is enabled
				0: Port 3 trunk is disabled
				[10] 1: Port 2 trunk is enabled
				0: Port 2 trunk is disabled
				[09] 1: Port 1 trunk is enabled
				0: Port 1 trunk is disabled
				[08] 1: Port 0 trunk is enabled
				0: Port 0 trunk is disabled
7:6	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
5	FDX_FLOW	12h.[5]	PSE0	Flow Control Option
			RW	In full duplex operation, the flow control ability is decided
				according to the result of Auto-Negotiation if this bit is asseted.
				Otherwise, flow control ability is controlled by bit 4 of register
			A A	111H (131H,151H,171H,191H,1B1H).
			1 4	0: Forced PAUSE
	NO DEO	401.547	DEO	1: Symmetric PAUSE
4	NO_REG	12h.[4]	PE0	Don't Initialize Registers When Software Reset Command is
			RW	Launched
			A STATE OF THE PARTY OF THE PAR	0: Initialize registers
3	ALITO DOT	/ 10h [0]	PE0	1: Don't initialize registers
3	AUTO_RST	12h.[3]	RW	Disable RV Buffer Count Checking (internal use) 0: auto switch reset if per port's RV buffer error
			Lyvv	RV buffer count > 31 and not changed for 40ms.
				1: disable checking
2	DIS_CRCC	12h.[2]	PSE0	CRC Checking Disable
	DIS_CRCC	1211.[2]	RW	0: CRC checking is enabled
	The Management of the Control of the		IXVV	CRC checking is disabled
1:0	RESERVED		P0	Reserved
1.0	RESERVED		RO	Write as 0h, ignore when read
, edilibra		4	I\O	write as on, ignore when read





5.4.4 CPU Port & Mirror Control Register (213h)

3.4.4 Bit	Name	ROM	Default	Description
15:11	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
10	MIRR_PAIR	13h.[10]	PSE0	Mirror RX/TX Pair Mode Enable
	_		RW	0: Disable
				1: Enable
9:8	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
7	STAG_TXE	13h.[7]	PSE0	Special Tag Transmit Enable for CPU Port
			RW	0: Don't insert the Special Tag for outgoing packets
				1: Insert the Special Tag for outgoing packets
6	STAG_RXE	13h.[6]	PSE0	Special Tag Receive Enable for CPU Port
			RW	0: Don't identify the Special Tag for incoming packets
				1: Identifies the Special Tag for incoming packets
5:3	SNF_PORT	13h.[5:3]	PSE0	Sniffer Port Number
			RW	000: Sniffer Port is Port 0
				001: Sniffer Port is Port 1
				010: Sniffer Port is Port 2
				011: Sniffer Port is Port 3
				100: Sniffer Port is Port 4
				101: Sniffer Port is Port 5
				110: Reserved
2:0	CDLL DODT	40h [0:0]	PE5	111: Reserved
2:0	CPU_PORT	13h.[2:0]	RW	Select CPU Port Number 000: Port 0
			KVV	001: Port 1
				010: Port 2
				011: Port 3
				100: Port 4
			A TOP OF THE PROPERTY OF THE P	101: Port 5
		1		110: Port 5
		4		111: Port 5

5.4.5 Special Tag Ether-Type Register (214h)

Bit	Name	ROM	Default	Description
15:0	STAG_ETH	14h.[15:0]	PSE	Special Tag Ether-Type
4			RW	
		The state of the s	8606h	





5.4.6 Global Learning & Aging Control Register (215h)

3.4.0	4.0 Global Learning & Aging Control Register (21311)					
Bit	Name	ROM	Default	Description		
15:6	RESERVED	_	P0	Reserved		
			RO	Write as 0h, ignore when read		
5	LRN_PAUSE	15h.[3]	PSE0	Learn PAUSE Frame		
			RW	0: Disable		
				1: Enable		
4	LRN_VLAN	15h.[2]	PSE0	Address Learning Consider VLAN Member		
			RW	0: Address learning despite VLAN member		
				1: Address learning is disabled if incoming port		
				doesn't exist in its member set.		
3	ATB_KEY	15h.[1]	PSE0	Address Table Hash Key		
			RW	0: Use (DMAC) for searching and (SMAC) for learning		
				1: Use (DMAC+FID) for searching and (SMAC+FID)		
				for learning Note: Must clear address table after		
				this bit is changed.		
2	ATB_MODE	15h.[0]	PSE0	Address Table Mode		
			RW	0: Mixed mode, 2K address table for unicast or		
				multicast		
				1: Separated mode, 1K for unicast and 1K for		
				multicast		
				Note: Must clear address table after this bit is changed.		
1:0	AGE_TIME	15h.[1:0]	PSE0	Aging Time Value		
			RW	00: 512 sec ±256 sec		
			14	01: 256 sec ±128 sec		
				10: 128 sec ± 64 sec		
		1		11: 64 sec ± 32 sec		





5.4.7 VLAN Priority Map Register (217H)

J.T.1	VEANT Hority Map Register (21711)					
Bit	Name	ROM	Default	Description		
15:14	VLAN_PM7	1Ch.[15:14]	PSE3	If packet's VLAN tag priority value is equal to 07H, the		
			RW	output priority queue is decided according to this field.		
				00: Queue 0		
				01: Queue 1		
				10: Queue 2		
				11: Queue 3		
13:12	VLAN_PM6	1Ch.[13:12]	PSE3	VLAN tag priority value is equal to 06H.		
			RW			
11:10	VLAN_PM5	1Ch.[11:10]	PSE2	VLAN tag priority value is equal to 05H.		
			RW			
9:8	VLAN_PM4	1Ch.[09:08]	PSE2	VLAN tag priority value is equal to 04H		
			RW			
7:6	VLAN_PM3	1Ch.[07:06]	PSE1	VLAN tag priority value is equal to 03H.		
			RW			
5:4	VLAN_PM2	1Ch [05:04]	PSE1	VLAN tag priority value is equal to 02H		
			RW			
3:2	VLAN_PM1	1Ch.[03:02]	PSE0	VLAN tag priority value is equal to 01H.		
			RW			
1:0	VLAN_PM0	1Ch.[01:00]	PSE0	VLAN tag priority value is equal to 00H		
			RW			





5.4.8 TOS Priority Map 0 Register (218h)

	<u> </u>	map o reg		,
Bit	Name	ROM	Default	Description
15:14	TOS_PM07	1Dh.[15:14]	PSE0	If packet's IP ToS value is equal to 07H, the output
			RW	priority queue is decided according to this field.
				00: Queue 0
				01: Queue 1
				10: Queue 2
				11: Queue 3
13:12	TOS_PM06	1Dh.[13:12]	PSE0	ToS value is equal to 06H
			RW	
11:10	TOS_PM05	1Dh.[11:10]	PSE0	ToS value is equal to 05H
			RW	
9:8	TOS_PM04	1Dh.[09:08]	PSE0	ToS value is equal to 04H
			RW	
7:6	TOS_PM03	1Dh.[07:06]	PSE0	ToS value is equal to 03H
			RW	
5:4	TOS_PM02	1Dh.[05:04]	PSE0	ToS value is equal to 02H
			RW	
3:2	TOS_PM01	1Dh.[03:02]	PSE0	ToS value is equal to 01H
			RW	
1:0	TOS_PM00	1Dh.[01:00]	PSE0	ToS value is equal to 00H
		_	RW	

5.4.9 TOS Priority Map 1 Register (219h)

Bit	Name	ROM	Default	Description
15:14	TOS_PM0F	1Eh.[15:14]	PSE0	ToS value is equal to 0FH
			RW	
13:12	TOS_PM0E	1Eh.[13:12]	PSE0	ToS value is equal to 0EH
			RW	
11:10	TOS_PM0D	1Eh.[11:10]	PSE0	ToS value is equal to 0DH
	4		RW	
9:8	TOS_PM0C	1Eh.[09:08]	PSE0	ToS value is equal to 0CH
			RW	
7:6	TOS_PM0B	1Eh.[07:06]	PSE0	ToS value is equal to 0BH
			RW	·
5:4	TOS_PM0A	1Eh.[05:04]	PSE0	ToS value is equal to 0AH
			RW	·
3:2	TOS_PM09	1Eh.[03:02]	PSE0	ToS value is equal to 09H
	X III		RW	·
1:0	TOS_PM08	1Eh.[01:00]	PSE0	ToS value is equal to 08H
			RW	·





5.4.10 TOS Priority Map 2 Register (21Ah)

	100111111111111111111111111111111111111		(<u> </u>	,
Bit	Name	ROM	Default	Description
15:14	TOS_PM17	1Fh.[15:14]	PSE1	ToS value is equal to 17H
			RW	
13:12	TOS_PM16	1Fh.[13:12]	PSE1	ToS value is equal to 16H
			RW	
11:10	TOS_PM15	1Fh.[11:10]	PSE1	ToS value is equal to 15H
			RW	
9:8	TOS_PM14	1Fh.[09:08]	PSE1	ToS value is equal to 14H
			RW	
7:6	TOS_PM13	1Fh.[07:06]	PSE1	ToS value is equal to 13H
			RW	
5:4	TOS_PM12	1Fh.[05:04]	PSE1	ToS value is equal to 12H
			RW	
3:2	TOS_PM11	1Fh.[03:02]	PSE1	ToS value is equal to 11H
			RW	
1:0	TOS_PM10	1Fh.[01:00]	PSE1	ToS value is equal to 10H
			RW	

5.4.11 TOS Priority Map 3 Register (21Bh)

Bit	Name	ROM	Default	Description
15:14	TOS_PM1F	20h.[15:14]	PSE1 RW	ToS value is equal to 1FH
13:12	TOS_PM1E	20h [13:12]	PSE1 RW	ToS value is equal to 1EH
11:10	TOS_PM1D	20h.[11:10]	PSE1 RW	ToS value is equal to 1DH
9:8	TOS_PM1C	20h.[09:08]	PSE1 RW	ToS value is equal to 1CH
7:6	TOS_PM1B	20h.[07:06]	PSE1 RW	ToS value is equal to 1BH
5:4	TOS_PM1A	20h.[05:04]	PSE1 RW	ToS value is equal to 1AH
3:2	TOS_PM19	20h.[03:02]	PSE1 RW	ToS value is equal to 19H
1:0	TOS_PM18	20h.[01:00]	PSE1 RW	ToS value is equal to 18H





5.4.12 TOS Priority Map 4 Register (21Ch)

	map i regional					
Bit	Name	ROM	Default	Description		
15:14	TOS_PM27	21h.[15:14]	PSE2	ToS value is equal to 27H		
			RW			
13:12	TOS_PM26	21h.[13:12]	PSE2	ToS value is equal to 26H		
			RW			
11:10	TOS_PM25	21h.[11:10]	PSE2	ToS value is equal to 25H		
			RW			
9:8	TOS_PM24	21h.[09:08]	PSE2	ToS value is equal to 24H		
			RW			
7:6	TOS_PM23	21h.[07:06]	PSE2	ToS value is equal to 23H		
			RW			
5:4	TOS_PM22	21h.[05:04]	PSE2	ToS value is equal to 22H		
			RW			
3:2	TOS_PM21	21h.[03:02]	PSE2	ToS value is equal to 21H		
			RW			
1:0	TOS_PM20	21h.[01:00]	PSE2	ToS value is equal to 20H		
			RW			

5.4.13 TOS Priority Map 5 Register (21Dh)

Bit	Name	ROM	Default	Description
15:14	TOS_PM2F	22h.[15:14]	PSE2 RW	ToS value is equal to 2FH
13:12	TOS_PM2E	22h.[13:12]	PSE2 RW	ToS value is equal to 2EH
11:10	TOS_PM2D	22h.[11:10]	PSE2 RW	ToS value is equal to 2DH
9:8	TOS_PM2C	22h.[09:08]	PSE2 RW	ToS value is equal to 2CH
7:6	TOS_PM2B	22h.[07:06]	PSE2 RW	ToS value is equal to 2BH
5:4	TOS_PM2A	22h [05:04]	PSE2 RW	ToS value is equal to 2AH
3:2	TOS_PM29	22h.[03:02]	PSE2 RW	ToS value is equal to 29H
1:0	TOS_PM28	22h.[01:00]	PSE2 RW	ToS value is equal to 28H





5.4.14 TOS Priority Map 6 Register (21Eh)

		ap c	· · · · · · · · · · · · · · · · · · ·	,
Bit	Name	ROM	Default	Description
15:14	TOS_PM37	23h.[15:14]	PSE3	ToS value is equal to 37H
			RW	·
13:12	TOS_PM36	23h.[13:12]	PSE3	ToS value is equal to 36H
			RW	
11:10	TOS_PM35	23h.[11:10]	PSE3	ToS value is equal to 35H
			RW	
9:8	TOS_PM34	23h.[09:08]	PSE3	ToS value is equal to 34H
			RW	
7:6	TOS_PM33	23h.[07:06]	PSE3	ToS value is equal to 33H
			RW	
5:4	TOS_PM32	23h.[05:04]	PSE3	ToS value is equal to 32H
			RW	
3:2	TOS_PM31	23h.[03:02]	PSE3	ToS value is equal to 31H
			RW	
1:0	TOS_PM30	23h.[01:00]	PSE3	ToS value is equal to 30H
			RW	

5.4.15 TOS Priority Map 7 Register (21Fh)

Bit	Name	ROM	Default	Description
15:14	TOS_PM3F	24h.[15:14]	PSE3 RW	ToS value is equal to 3FH
13:12	TOS_PM3E	24h.[13:12]	PSE3 RW	ToS value is equal to 3EH
11:10	TOS_PM3D	24h.[11:10]	PSE3 RW	ToS value is equal to 3DH
9:8	TOS_PM3C	24h.[09:08]	PSE3 RW	ToS value is equal to 3CH
7:6	TOS_PM3B	24h.[07:06]	PSE3 RW	ToS value is equal to 3BH
5:4	TOS_PM3A	24h.[05:04]	PSE3 RW	ToS value is equal to 3AH
3:2	TOS_PM39	24h.[03:02]	PSE3 RW	ToS value is equal to 39H
1:0	TOS_PM38	24h.[01:00]	PSE3 RW	ToS value is equal to 38H





5.4.16 MIB Counter Disable Register (230h)

D:4	Nama	DOM	Default	
Bit	Name	ROM	Default	Description
15:6	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
5:0	MIB_DIS	16h.[5:0]	PSE0	Per-Port MIB Counter Disable
			RW	
				[5] 0: Port 5 MIB counter is enabled
				1: Port 5 MIB counter is disabled
				[4] 0: Port 4 MIB counter is enabled
				1: Port 4 MIB counter is disabled
				[3] 0: Port 3 MIB counter is enabled
				1: Port 3 MIB counter is disabled
				[2] 0: Port 2 MIB counter is enabled
				1: Port 2 MIB counter is disabled
				[1] 0: Port 1 MIB counter is enabled
				1: Port 1 MIB counter is disabled
				[0] 0: Port 0 MIB counter is enabled
				1: Port 0 MIB counter is disabled

5.4.17 MIB Counter Control Register (231h)

3.4.17	5.4.17 WIB Counter Control Register (2511)					
Bit	Name	ROM	Default	Description		
15	MIB_READY	_	PS0	Counter Data is Ready		
			RO	0: Not ready		
				1: Ready		
14:10	RESERVED		P0	Reserved		
			RO	Write as 0h, ignore when read		
9:8	MIB_CMD	_	PS0	MIB Command		
			RW	00: Read & Clear		
		1	- P	01: Read only		
				10: Clear MIB counters of port		
				11: Clear MIB counters of all ports		
7:5	MIB_PORT	_	PS0	Port Index (0~5)		
		A. W	RW			
4:0	MIB_OFSET		PS0	Counter Offset (0~9)		
			RW			

5.4.18 MIB Counter Data Low Register (232h)

.4100100	NO VINA		<u></u>	,
Bit	Name	ROM	Default	Description
15:0	MIB_DL	_	PS0	Counter Data Low Byte (Bit 15:00)
			RW	

5.4.19 MIB Counter Data High Register (233h)

				,
Bit	Name	ROM	Default	Description
15:0	MIB_DH	_	PS0 RW	Counter Data High Byte (Bit 31:16)





5.4.20	Special Packe	t Control	0 Register	(234h)
Bit	Name	ROM	Default	Description
15	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
14:13	SP01_ACT	26h.[14:13]	PSE0	Forwarding Action for PAUSE
			RW	00: Unmodified
				01: Drop
				10: Trap to CPU
				11: Flood excluding CPU
12:11	SP01_TAG	26h.[12:11]	PSE0	TX Tag Handle for PAUSE
			RW	00: Unmodified
				01: Always Tagged
				10: Always Untagged
40	0004 01/500	001 [40]	5050	11: Reserved
10	SP01_OVERR	26h.[10]	PSE0	Override bit for PAUSE
	IDE		RW	Not a overriding packet A Overriding packet
9	SP01_CVLAN	26P [00]	PSE0	Cross VLAN bit for PAUSE
9	SPUI_CVLAIN	26h.[09]	RW	0: Obey VLAN constraint
			INV	Can cross VLAN constraint Can cross VLAN constraint
8	SP01_EN	26h.[08]	PSE0	Identify Enable for PAUSE
	OI OI_LIV	2011.[00]	RW	DMAC=0180C2-000001
			I NV	0: Disable
			A A	1: Enable
7	RESERVED	_	RO	Reserved
				Write as 0h, ignore when read
6:5	SP00_ACT	26h.[06:05]	PSE0	Forwarding Action for BPDU
		-	RW	00: Unmodified
				01: Drop
				10: Trap to CPU
				11: Flood excluding CPU
4:3	SP00_TAG	26h.[04:03]	PSE0	TX Tag Handle for BPDU
			RW	00: Unmodified
				01: Always Tagged
	A 1			10: Always Untagged
	0000 01/500	1007 100	5050	11: Reserved
2	SP00_OVERR	26h.[02]	PSE0	Override bit for BPDU
4	IDE		RW	Not a overriding packet A Overriding packet
1	SP00_CVLAN	26h [01]	PSE0	Cross VLAN bit for BPDU
	SPUU_CVLAIN	26h.[01]	RW	0: Obey VLAN constraint
			INV	1: Can cross VLAN constraint
0	SP00_EN	26h.[00]	PSE0	Identify Enable for BPDU
	OI OO_LIV	2011.[00]	RW	DMAC=0180C2-000000
				0: Disable
				1: Enable
	W		ı	-

66





5.4.21 Special Packet Control 1 Register (235h)

<u>5.4.21</u>	4.21 Special Packet Control		1 Register	(235n)
Bit	Name	ROM	Default	Description
15	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
14:13	SP03_ACT	27h.[14:13]	PSE0	Forwarding Action for EAP(802.1x)
			RW	00: Unmodified
				01: Drop
				10: Trap to CPU
				11: Flood excluding CPU
12:11	SP03_TAG	27h.[12:11]	PSE0	TX Tag Handle for EAP(802.1x)
			RW	00: Unmodified
				01: Always Tagged
				10: Always Untagged
				11: Reserved
10	SP03_OVERR	27h.[10]	PSE0	Override bit for EAP(802.1x)
	IDE		RW	0: Not a overriding packet
				1: A Overriding packet
9	SP03_CVLAN	27h.[09]	PSE0	Cross VLAN bit for EAP(802.1x)
			RW	0: Obey VLAN constraint
	0000 511	0=1 [0.0]	5050	1: Can cross VLAN constraint
8	SP03_EN	27h.[08]	PSE0	Identify Enable for EAP(802.1x)
			RW	DMAC=0180C2-000003
				0: Disable
7	DECEDVED		P0	1: Enable
,	RESERVED	_	RO	Reserved Write as 0h, ignore when read
6:5	SP02_ACT	27h.[06:05]	PSE0	Forwarding Action for SlowProtocol
0.5	SFUZ_ACT	2711.[00.00]	RW	00: Unmodified
		A	1.77	01: Drop
				10: Trap to CPU
				11: Flood excluding CPU
4:3	SP02_TAG	27h.[04:03]	PSE0	TX Tag Handle for SlowProtocol
	0.02_1710	27111[0 1100]	RW	00: Unmodified
				01: Always Tagged
				10: Always Untagged
				11: Reserved
2	SP02_OVERR	27h.[02]	PSE0	Override bit for SlowProtocol
	IDE	-	RW	0: Not a overriding packet
				1: A Overriding packet
1	SP02_CVLAN	27h.[01]	PSE0	Cross VLAN bit for SlowProtocol
			RW	0: Obey VLAN constraint
A				1: Can cross VLAN constraint
0	SP02_EN	27h.[00]	PSE0	Identify Enable for SlowProtocol
			RW	DMAC=0180C2-000002
				0: Disable
	F			1: Enable





5.4.22 Special Packet Control 2 Register (236h)

5.4.22	Special Packe	t Control	2 Register	(236h)
Bit	Name	ROM	Default	Description
15	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
14:13	SP05_ACT	28h.[14:13]	PSE0	Forwarding Action for LLDP
			RW	00: Unmodified
				01: Drop
				10: Trap to CPU
				11: Flood excluding CPU
12:11	SP05_TAG	28h.[12:11]	PSE0	TX Tag Handle for LLDP
			RW	00: Unmodified
				01: Always Tagged
				10: Always Untagged
				11: Reserved
10	SP05_OVERR	28h.[10]	PSE0	Override bit for LLDP
	IDE		RW	0: Not a overriding packet
				1: A Overriding packet
9	SP05_CVLAN	28h.[09]	PSE0	Cross VLAN bit for LLDP
			RW	0: Obey VLAN constraint
				1: Can cross VLAN constraint
8	SP05_EN	28h.[08]	PSE0	Identify Enable for LLDP
			RW	DMAC=0180C2-0000E
				0: Disable
7	DECEDVED		Do	1: Enable
/	RESERVED	_	P0 RO	Reserved Write as 0h, ignore when read
6:5	SP04_ACT	28h.[06:05]	PSE0	Forwarding Action for RESERV_B0
0.5	SFU4_ACT	2011.[00.00]	RW	00: Unmodified
		A	1770	01: Drop
				10: Trap to CPU
				11: Flood excluding CPU
4:3	SP04_TAG	28h.[04:03]	PSE0	TX Tag Handle for RESERV_B0
	0.01_1710	20[000]	RW	00: Unmodified
				01: Always Tagged
				10: Always Untagged
				11: Reserved
2	SP04_OVERR	28h.[02]	PSE0	Override bit for RESERV_B0
	IDE		RW	0: Not a overriding packet
				1: A Overriding packet
1	SP04_CVLAN	28h.[01]	PSE0	Cross VLAN bit for RESERV_B0
			RW	0: Obey VLAN constraint
				1: Can cross VLAN constraint
0	SP04_EN	28h.[00]	PSE0	Identify Enable for RESERV_B0
			RW	DMAC=0180C2-000004 ~ 0180C2-00000D & 0180C2-00000F
				0: Disable
				1: Enable

68





5.4.23 Special Packet Control 3 Register (237h)

5.4.23	Special Packet Control		3 Register	(237h)
Bit	Name	ROM	Default	Description
15	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
14:13	SP07_ACT	29h.[14:13]	PSE0	Forwarding Action for RESERV_B1
			RW	00: Unmodified
				01: Drop
				10: Trap to CPU
				11: Flood excluding CPU
12:11	SP07_TAG	29h.[12:11]	PSE0	TX Tag Handle for RESERV_B1
			RW	00: Unmodified
				01: Always Tagged
				10: Always Untagged
				11: Reserved
10	SP07_OVERR	29h.[10]	PSE0	Override bit for RESERV_B1
	IDE		RW	0: Not a overriding packet
				1: A Overriding packet
9	SP07_CVLAN	29h.[09]	PSE0	Cross VLAN bit for RESERV_B1
			RW	0: Obey VLAN constraint
				1: Can cross VLAN constraint
8	SP07_EN	29h.[08]	PSE0	Identify Enable for RESERV_B1
			RW	DMAC=0180C2-000011 ~ 0180C2-00001F
			4	0: Disable
			A	1: Enable
7	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
6:5	SP06_ACT	29h.[06:05]	PSE0	Forwarding Action for ABM
		4	RW	00: Unmodified
				01: Drop
				10: Trap to CPU
				11: Flood excluding CPU
4:3	SP06_TAG	29h.[04:03]	PSE0	TX Tag Handle for ABM
			RW	00: Unmodified
				01: Always Tagged
				10: Always Untagged
	CDOC OVERS	1001 400	DOEG	11: Reserved
2	SP06_OVERR	29h.[02]	PSE0	Override bit for ABM
	IDE		RW	0: Not a overriding packet
1	CDOC CV/LAN	20h [04]	DOEO	1: A Overriding packet
1	SP06_CVLAN	29h.[01]	PSE0	Cross VLAN bit for ABM
			RW	0: Obey VLAN constraint
0	SP06_EN	20h [00]	PSE0	1: Can cross VLAN constraint Identify Enable for ABM
U	SFUO_EIN	29h.[00]	RW	(All LAN Bridge Management Group Address)
			LVV	DMAC=0180C2-000010
				0: Disable
	#			1: Enable
				I. LI IANG





5.4.24 Special Packet Control 4 Register (238h)

<u>5.4.24</u>	Special Packe	t Control	<u> 4 Register</u>	(238h)
Bit	Name	ROM	Default	Description
15	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
14:13	SP09_ACT	2Ah.[14:13]	PSE0	Forwarding Action for RESERV_B2
			RW	00: Unmodified
				01: Drop
				10: Trap to CPU
				11: Flood excluding CPU
12:11	SP09_TAG	2Ah.[12:11]	PSE0	TX Tag Handle for RESERV_B2
			RW	00: Unmodified
				01: Always Tagged
				10: Always Untagged
40	0000 01/500	0.41 [4.0]	5050	11: Reserved
10	SP09_OVERR	2Ah.[10]	PSE0	Override bit for RESERV_B2
	IDE		RW	0: Not a overriding packet
9	CDOO CV/LAN	246 [00]	DCEO	1: A Overriding packet Cross VLAN bit for RESERV_B2
9	SP09_CVLAN	2Ah.[09]	PSE0 RW	0: Obey VLAN constraint
			KVV	Can cross VLAN constraint Can cross VLAN constraint
8	SP09_EN	2Ah.[08]	PSE0	Identify Enable for RESERV_B2
	31 03_LIV	2/11.[00]	RW	DMAC=0180C2-000022 ~ 0180C2-00002F
			IXVV	0: Disable
				1: Enable
7	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
6:5	SP08_ACT	2Ah.[06:05]	PSE0	Forwarding Action for GXRP
		-	RW	00: Unmodified
		A		01: Drop
				10: Trap to CPU
				11: Flood excluding CPU
4:3	SP08_TAG	2Ah.[04:03]	PSE0	TX Tag Handle for GXRP
			RW	00: Unmodified
				01: Always Tagged
	A 1			10: Always Untagged
	0000 01/500	0.41 (202)	5050	11: Reserved
2	SP08_OVERR	2Ah.[02]	PSE0	Override bit for GXRP
	IDE		RW	0: Not a overriding packet
1	SP08_CVLAN	2Ab [01]	PSE0	1: A Overriding packet Cross VLAN bit for GXRP
	SPUO_CVLAIN	2Ah.[01]	RW	0: Obey VLAN constraint
			IXVV	1: Can cross VLAN constraint
0	SP08_EN	2Ah.[00]	PSE0	Identify Enable for GXRP(GARP/GVRP)
	0. 00 <u>-</u> E14	2 "[00]	RW	DMAC=0180C2-000020, 0180C2-000021
				0: Disable
				1: Enable
	₹		l	





5.4.25 Special Packet Control 5 Register (239h)

Bit	Name	ROM	Default	Description
15:7	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
6:5	SP0A_ACT	2Bh.[06:05]	PSE0	Forwarding Action for RESERV_B3
			RW	00: Unmodified
				01: Drop
				10: Trap to CPU
				11: Flood excluding CPU
4:3	SP0A_TAG	2Bh.[04:03]	PSE0	TX Tag Handle for RESERV_B3
			RW	00: Unmodified
				01: Always Tagged
				10: Always Untagged
				11: Reserved
2	SP0A_OVERR	2Bh.[02]	PSE0	Override bit for RESERV_B3
	IDE		RW	0: Not a overriding packet
				1: A Overriding packet
1	SP0A_CVLAN	2Bh.[01]	PSE0	Cross VLAN bit for RESERV_B3
			RW	0: Obey VLAN constraint
				1: Can cross VLAN constraint
0	SP0A_EN	2Bh.[00]	PSE0	Identify Enable for RESERV_B3
			RW	DMAC=0180C2-000030 ~ 0180C2-0000FF
				0: Disable
			A	1: Enable





5.4.26 Special Packet Control 6 Register (23Ah)

5.4.26	Special Packe	t Control 6	Register	(23An)
Bit	Name	ROM	Default	Description
15	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
14:13	SP0D_ACT	2Ch.[14:13]	PSE0	Forwarding Action for ARP
			RW	00: Unmodified
				01: Drop
				10: Trap to CPU
				11: Flood excluding CPU
12:11	SP0D_TAG	2Ch.[12:11]	PSE0	TX Tag Handle for ARP
			RW	00: Unmodified
				01: Always Tagged
				10: Always Untagged
				11: Reserved
10	SP0D_OVER	2Ch.[10]	PSE0	Override bit for ARP
	RIDE		RW	0: Not a overriding packet
				1: A Overriding packet
9	SP0D_CVLAN	2Ch.[09]	PSE0	Cross VLAN bit for ARP
			RW	0: Obey VLAN constraint
				1: Can cross VLAN constraint
8	SP0D_EN	2Ch.[08]	PSE0	Identify Enable for ARP
			RW	DMAC=FFFFFF-FFFFFF, EthType=8036
			A	0: Disable
7	DECEDI/ED		- D6	1: Enable
7	RESERVED	_	P0	Reserved
6:5	CDOC ACT	2CP [06:0E]	RO	Write as 0h, ignore when read
6.5	SP0C_ACT	2Ch.[06:05]	PSE0 RW	Forwarding Action for RARP 00: Unmodified
			KVV	01: Drop
			1	10: Trap to CPU
			Tologo	11: Flood excluding CPU
4:3	SP0C_TAG	2Ch.[04:03]	PSE0	TX Tag Handle for RARP
4.0	0100_176	2011.[04.00]	RW	00: Unmodified
	A		100	01: Always Tagged
				10: Always Untagged
				11: Reserved
2	SP0C_OVER	2Ch.[02]	PSE0	Override bit for RARP
	RIDE	[]	RW	0: Not a overriding packet
				1: A Overriding packet
1	SP0C_CVLAN	2Ch.[01]	PSE0	Cross VLAN bit for RARP
			RW	0: Obey VLAN constraint
				1: Can cross VLAN constraint
0	SP0C_EN	2Ch.[00]	PSE0	Identify Enable for RARP
			RW	DMAC=FFFFFF-FFFFF, EthType=0x8035
				0: Disable
				1: Enable





5.4.27 Special Packet Control 7 Register (23Bh)

5.4.27	Special Packe	et Control /	Register	(23BN)
Bit	Name	ROM	Default	Description
15	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
14:13	SP0F_ACT	2Dh.[14:13]	PSE0	Forwarding Action for IPV6_MLD
			RW	00: Unmodified
				01: Drop
				10: Trap to CPU
				11: Flood excluding CPU
12:11	SP0F_TAG	2Dh.[12:11]	PSE0	TX Tag Handle for IPV6_MLD
			RW	00: Unmodified
				01: Always Tagged
				10: Always Untagged
				11: Reserved
10	SP0F_OVERR	2Dh.[10]	PSE0	Override bit for IPV6_MLD
	IDE		RW	0: Not a overriding packet
<u> </u>				1: A Overriding packet
9	SP0F_CVLAN	2Dh.[09]	PSE0	Cross VLAN bit for IPV6_MLD
			RW	0: Obey VLAN constraint
	ODOE EN	001 1001	D0E0	1: Can cross VLAN constraint
8	SP0F_EN	2Dh.[08]	PSE0	Identify Enable for IPV6_MLD
			RW	DMAC==3333XX-XXXXXX, EthType=0x86DD,
				IP.Version=6, Next field?
			4	0: Disable 1: Enable
7	RESERVED	_	P0	Reserved
,	RESERVED		RO	Write as 0h, ignore when read
6:5	SP0E_ACT	2Dh.[06:05]	PSE0	Forwarding Action for IP_IGMP
0.0	01 02_7(01	2011.[00.00]	RW	00: Unmodified
			1	01: Drop
				10: Trap to CPU
		1		11: Flood excluding CPU
4:3	SP0E_TAG	2Dh.[04:03]	PSE0	TX Tag Handle for IP_IGMP
	_		RW	00: Unmodified
				01: Always Tagged
				10: Always Untagged
				11: Reserved
2	SP0E_OVERR	2Dh.[02]	PSE0	Override bit for IP_IGMP
1	IDE		RW	0: Not a overriding packet
, and the last of		F		1: A Overriding packet
1	SP0E_CVLAN	2Dh.[01]	PSE0	Cross VLAN bit for IP_IGMP
			RW	0: Obey VLAN constraint
	0005 -::	an	D0==	1: Can cross VLAN constraint
0	SP0E_EN	2Dh.[00]	PSE0	Identify Enable for IP_IGMP
			RW	DMAC=01005E-XXXXXX, EthType=0x0800, IP.Version=4,
	APP			IP.Protocol=02
				0: Disable
				1: Enable





5.4.28 Special Packet Control 8 Register (23Ch)

<u>5.4.28</u>	Special Packe	t Control	8 Register	(23Ch)
Bit	Name	ROM	Default	Description
15	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
14:13	SP11_ACT	2Eh.[14:13]	PSE0	Forwarding Action for PPPoE
			RW	00: Unmodified
				01: Drop
				10: Trap to CPU
				11: Flood excluding CPU
12:11	SP11_TAG	2Eh.[12:11]	PSE0	TX Tag Handle for PPPoE
			RW	00: Unmodified
				01: Always Tagged
				10: Always Untagged
				11: Reserved
10	SP11_OVERR	2Eh.[10]	PSE0	Override bit for PPPoE
	IDE		RW	0: Not a overriding packet
	25 20 40			1: A Overriding packet
9	SP11_CVLAN	2Eh.[09]	PSE0	Cross VLAN bit for PPPoE
			RW	0: Obey VLAN constraint
	0044 511	051 1001	5050	1: Can cross VLAN constraint
8	SP11_EN	2Eh.[08]	PSE0	Identify Enable for PPPoE
			RW	EthType=0x8863/0x8864
				0: Disable
7	RESERVED		P0	1: Enable Reserved
,	RESERVED		RO	Write as 0h, ignore when read
6:5	SP10_ACT	2Eh.[06:05]	PSE0	Forwarding Action for IP_ICMP
0.0	01 10_7(01	221.[00.00]	RW	00: Unmodified
		1		01: Drop
				10: Trap to CPU
		4		11: Flood excluding CPU
4:3	SP10_TAG	2Eh.[04:03]	PSE0	TX Tag Handle for IP_ICMP
	_		RW	00: Unmodified
				01: Always Tagged
				10: Always Untagged
			<i>*</i>	11: Reserved
2	SP10_OVERR	2Eh.[02]	PSE0	Override bit for IP_ICMP
	IDE		RW	0: Not a overriding packet
				1: A Overriding packet
1	SP10_CVLAN	ZEh.[01]	PSE0	Cross VLAN bit for IP_ICMP
			RW	0: Obey VLAN constraint
				1: Can cross VLAN constraint
0	SP10_EN	2Eh.[00]	PSE0	Identify Enable for IP_ICMP
			RW	EthType=0x0800, IP.Version=4, IP.Protocol=01
				0: Disable
				1: Enable

74





5.4.29 QinQ TPID Register (23Dh)

	Bit	Name	ROM	Default	Description
	15:0	QinQ_TPID	30h.[15:0]	PSE	QinQ Tag Protocol Identifier
				88A8h	For VLAN stacking function
l				RW	

5.4.30 VLAN Mode and Rule Control Register (23Eh)

5.4.30	VLAN Mode and Rule Control Register (23Eh)					
Bit	Name	ROM	Default	Description		
15	FIR_VIDFFF	31h.[15]	PSE0 RW	Enable to drop Pakcet with VID==0xFFF 0: Disable 1: Enable		
14	FIR_CFI	31h.[14]	PSE0 RW	Enable to drop Pakcet with Nonzero CFI Drop incoming packet, if the CFI field is not equal to zero. 0: Disable 1: Enable		
13:12	VLAN_UVID	31h.[13:12]	PSE0 RW	Unknown VID Handle 00: Drop 01: Trap to CPU 10: Trap to Sniffer Port 11: Reserved		
11:9	RESERVED		P0 RO	Reserved Write as 0h, ignore when read		
8	QINQ_EN	31h.[8]	PSE0 RW	VLAN Stacking Enable (QinQ) 0: Disable 1: Enable		
7	TOS6	31h.[7]	PE0 RW	Full IP ToS Field for Priority Queue 0: Check most significant 3-bit only of TOS 1: Check most significant 6-bit of TOS		
6	RESERVED	-	P0 RO	Reserved Write as 0h, ignore when read		
5	UCLEAKY_EN	31h.[5]	PE0 RW	Unicast packet can across VLAN boundary. The function allows switch without external router when inter-VLAN communicate in switch. 0: Disable 1: Enable		
4	VLAN_RVIDFFF	31h.[4]	PSE0 RW	Replace VIDFFF with PVID Enable Replace VID field of VLAN tag with PVID, if VID=0xFFF 0: Disable 1: Enable		
3	VLAN_RVID1	31h.[3]	PSE0 RW	Replace VID1 with PVID Enable Replace VID field of VLAN tag with PVID, if VID==0x001 0: Disable 1: Enable		
2	VLAN_RVIDO	31h.[2]	PSE0 RW	Replace VID0 with PVID Enable Replace VID field of VLAN tag with PVID, if VID==0x000 0: Disable 1: Enable		
1	VLAN_RPRI	31h.[1]	PSE0 RW	Replace Priority Enable Replace priority field of VLAN tag with PPRI 0: Disable 1: Enable		

75



DM8806/DM8806I

6-Port 10/100Mb Fast Ethernet Smart Switch

0	VLAN_MODE	31h.[0]	PSE0 RW	VLAN_MODE 0: Port-based VLAN 1: Tag-based VLAN
---	-----------	---------	------------	--





77



6-Port 10/100Mb Fast Ethernet Smart Switch

VLAN Table - Valid Control Register (23Fh) 5.4.31

Bit	Name	ROM	Default	Description
15:0	VTAB_VALD	32h.[15:0]	PSE	Entry Vailid Bits in VLAN Table
			01H	There are 16 entries in the VLAN table. This field
			RW	indicates which entries are valid.
				0: Invalid
				1: Valid

5.4.32 VLAN Table - ID_0H Register (250h)

				AND DESCRIPTION OF THE PROPERTY OF THE PROPERT
Bit	Name	ROM	Default	Description
15:12	VTAB_FID0	33h.[15:12]	PSE0	FID of VLAN Entry 0
			RW	
11:00	VTAB_VID0	33h.[11:00]	PSE1	VID of VLAN Entry 0
			RW	

5.4.33 VLAN Table - ID 1H Register (251h)

			,	
Bit	Name	ROM	Default	Description
15:12	VTAB_FID1	34h.[15:12]	PSE0	FID of VLAN Entry 1
			RW	
11:00	VTAB_VID1	34h.[11:00]	PSE0	VID of VLAN Entry 1
			RW	

5.4.34 VLAN Table - ID 2H Register (252h)

I	Bit	Name	ROM	Default	Description
I	15:12	VTAB_FID2	35h.[15:12]	PSE0	FID of VLAN Entry 2
ŀ	11:00	VTAB_VID2	35h.[11:00]	RW PSE0	VID of VLAN Entry 2
				RW	-

5.4.35 VLAN Table - ID 3H Register (253h)

-				J (/
	Bit	Name	ROM	Default	Description
	15:12	VTAB_FID3	36h.[15:12]	PSE0	FID of VLAN Entry 3
				RW	·
	11:00	VTAB_VID3	36h.[11:00]	PSE0	VID of VLAN Entry 3
			_	RW	-

VLAN Table - ID_4H Register (254h) 5.4.36

Bit	Name	ROM	Default	Description
15:12	VTAB_FID4	37h.[15:12]	PSE0 RW	FID of VLAN Entry 4
11:00	VTAB_VID4	37h.[11:00]	PSE0 RW	VID of VLAN Entry 4

Preliminary January 9, 2013



78



6-Port 10/100Mb Fast Ethernet Smart Switch

VLAN Table - ID_5H Register (255h) 5.4.37

Bit	Name	ROM	Default	Description
15:12	VTAB_FID5	38h.[15:12]	PSE0	FID of VLAN Entry 5
			RW	
11:00	VTAB_VID5	38h.[11:00]	PSE0	VID of VLAN Entry 5
			RW	

5.4.38 VLAN Table - ID_6H Register (256h)

Bit	Name	ROM	Default	Description
15:12	VTAB_FID6	39h.[15:12]	PSE0 RW	FID of VLAN Entry 6
11:00	VTAB_VID6	39h.[11:00]	PSE0 RW	VID of VLAN Entry 6

5.4.39 VLAN Table - ID_7H Register (257h)

Bit	Name	ROM	Default	Description
15:12	VTAB_FID7	3Ah.[15:12]	PSE0	FID of VLAN Entry 7
			RW	
11:00	VTAB_VID7	3Ah.[11:00]	PSE0	VID of VLAN Entry 7
			RW 🥒	

5.4.40 VLAN Table - ID 8H Register (258h)

Bit Name ROM Default 15:12 VTAB_FID8 3Bh.[15:12] PSE0 RW	Description FID of VLAN Entry 8
_	FID of VLAN Entry 8
11:00 VTAB_VID8 3Bh.[11:00] PSE0 RW	VID of VLAN Entry 8

5.4.41 VLAN Table - ID_9H Register (259h)

Bit	Name	ROM	Default	Description
15:12	VTAB_FID9	3Ch.[15:12]	PSE0 RW	FID of VLAN Entry 9
11:00	VTAB_VID9	3Ch.[11:00]	PSE0 RW	VID of VLAN Entry 9

5.4.42 VLAN Table - ID AH Register (25Ah)

- 400			J 1 -	,
Bit	Name	ROM	Default	Description
15:12	VTAB_FIDA	3Dh.[15:12]	PSE0	FID of VLAN Entry 10
			RW	
11:00	VTAB_VIDA	3Dh.[11:00]	PSE0	VID of VLAN Entry 10
		-	RW	

Preliminary January 9, 2013





5.4.43 VLAN Table - ID_BH Register (25Bh)

Bit	Name	ROM	Default	Description
15:12	VTAB_FIDB	3Eh.[15:12]	PSE0	FID of VLAN Entry 11
			RW	
11:00	VTAB_VIDB	3Eh.[11:00]	PSE0	VID of VLAN Entry 11
		_	RW	

5.4.44 VLAN Table - ID_CH Register (25Ch)

			3 <u>1</u>	
Bit	Name	ROM	Default	Description
15:12	VTAB_FIDC	3Fh.[15:12]	PSE0	FID of VLAN Entry 12
			RW	
11:00	VTAB_VIDC	3Fh.[11:00]	PSE0	VID of VLAN Entry 12
		_	RW	

5.4.45 VLAN Table - ID_DH Register (25Dh)

Bit	Name	ROM	Default	Description
15:12	VTAB_FIDD	40h.[15:12]	PSE0	FID of VLAN Entry 13
			RW	
11:00	VTAB_VIDD	40h.[11:00]	PSE0	VID of VLAN Entry 13
			RW 🥒	

5.4.46 VLAN Table - ID_EH Register (25Eh)

	טדידיט	VEAIT IUDIC		gister (201	
	Bit	Name	ROM	Default	Description
ĺ	15:12	VTAB_FIDF	41h.[15:12]	PSE0 RW	FID of VLAN Entry 14
	11:00	VTAB_VIDF	41h.[11:00]	PSE0 RW	VID of VLAN Entry 14

5.4.47 VLAN Table - ID_FH Register (25Fh)

Bit	Name	ROM	Default	Description
15:1	2 VTAB_FIDF	42h.[15:12]	PSE0	FID of VLAN Entry 15
			RW	
11:0	VTAB_VIDF	42h.[11:00]	PSE0	VID of VLAN Entry 15
		Harry Control of the	RW	





VLAN Table - MEMBER_0H Register (270h) 5.4.48

Bit	Name	ROM	Default	Description
15:14	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
13:8	VTAB_TM0	43h.[13:8]	PSE0	Tagged Member of VLAN Entry 0
			RW	Port map indicates which ports are forced output tagging.
				[13]: Port 5 [12]: Port 4 [11]: Port 3
				[10]: Port 2 [09]: Port 1 [08]: Port 0
				0: Disable
				1: Enable
7:6	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
5:0	VTAB_VM0	43h.[5:0]	PSE	VLAN Member of VLAN Entry 0
			3Fh	Port map indicates which ports belong to this VLAN
			RW	entry.
				[05]: Port 5 [04]: Port 4 [03]: Port 3
				[02]: Port 2 [01]: Port 1 [00]: Port 0
				0: Disable
				1: Enable

5.4.49 VLAN Table - MEMBER 1H Register (271h)

0.7.70	VE/III I GDIO		member in register (27 m)		
Bit	Name	ROM	Default	Description	
15:14	RESERVED	_	RO	Reserved	
		<i>A</i>		Write as 0h, ignore when read	
13:8	VTAB_TM1	44h.[13:8]	PSE0	Tagged Member of VLAN Entry 1	
			RW		
7:6	RESERVED	_	RO	Reserved	
		A		Write as 0h, ignore when read	
5:0	VTAB_VM1	44h.[5:0]	PSE0	VLAN Member of VLAN Entry 1	
			RW	·	

5.4.50 VLAN Table - MEMBER_2H Register (272h)

Bit	Name	ROM	Default	Description
15:14	RESERVED	_	P0	Reserved
		No.	RO	Write as 0h, ignore when read
13:8	VTAB_TM2	45h.[13:8]	PSE0	Tagged Member of VLAN Entry 2
			RW	
7:6	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
5:0	VTAB_VM2	45h.[5:0]	PSE0	VLAN Member of VLAN Entry 2
	W		RW	·

80





5.4.51 VLAN Table - MEMBER_3H Register (273h)

Bit	Name	ROM	Default	Description
15:14	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
13:8	VTAB_TM3	46h.[13:8]	PSE0	Tagged Member of VLAN Entry 3
			RW	
7:6	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
5:0	VTAB_VM3	46h.[5:0]	PSE0	VLAN Member of VLAN Entry 3
			RW	

5.4.52 VLAN Table - MEMBER_4H Register (274h)

Bit	Name	ROM	Default	Description
15:14	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
13:8	VTAB_TM4	47h.[13:8]	PSE0	Tagged Member of VLAN Entry 4
			RW	
7:6	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
5:0	VTAB_VM4	47h.[5:0]	PSE0	VLAN Member of VLAN Entry 4
			RW	

5.4.53 VLAN Table - MEMBER_5H Register (275h)

_				<u></u>	
	Bit	Name	ROM	Default	Description
Γ	15:14	RESERVED	- /	P0	Reserved
			A	RO	Write as 0h, ignore when read
	13:8	VTAB_TM5	48h.[13:8]	PSE0	Tagged Member of VLAN Entry 5
			1	RW	
	7:6	RESERVED	_	P0	Reserved
				RO	Write as 0h, ignore when read
ſ	5:0	VTAB_VM5	48h.[5:0]	PSE0	VLAN Member of VLAN Entry 5
L				RW	·

5.4.54 VLAN Table - MEMBER 6H Register (276h)

<u> </u>				
Bit	Name	ROM	Default	Description
15:14	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
13:8	VTAB_TM6	49h.[13:8]	PSE0	Tagged Member of VLAN Entry 6
			RW	
7:6	RESERVED	_	P0	Reserved
	No.		RO	Write as 0h, ignore when read
5:0	VTAB_VM6	49h.[5:0]	PSE0	VLAN Member of VLAN Entry 6
			RW	





5.4.55 VLAN Table - MEMBER_7H Register (277h)

Bit	Name	ROM	Default	Description
15:14	RESERVED	_	RO	Reserved
				Write as 0h, ignore when read
13:8	VTAB_TM7	4Ah.[13:8]	PSE0	Tagged Member of VLAN Entry 7
			RW	
7:6	RESERVED	_	RO	Reserved
				Write as 0h, ignore when read
5:0	VTAB_VM7	4Ah.[5:0]	PSE0	VLAN Member of VLAN Entry 7
			RW	

5.4.56 VLAN Table - MEMBER_8H Register (278h)

	,		_09.0	(=: 0::)
Bit	Name	ROM	Default	Description
15:14	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
13:8	VTAB_TM8	4Bh.[13:8]	PSE0	Tagged Member of VLAN Entry 8
			RW	
7:6	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
5:0	VTAB_VM8	4Bh.[5:0]	PSE0	VLAN Member of VLAN Entry 8
		_	RW	

5.4.57 VLAN Table - MEMBER 9H Register (279h)

			-	_09.0	
В	3it	Name	ROM	Default	Description
15:	:14	RESERVED	- /	P0	Reserved
			A	RO	Write as 0h, ignore when read
13	8:8	VTAB_TM9	4Ch.[13:8]	PSE0	Tagged Member of VLAN Entry 9
			A	RW	
7:	6:	RESERVED	A -	P0	Reserved
				RO	Write as 0h, ignore when read
5:	0:	VTAB_VM9	4Ch.[5:0]	PSE0	VLAN Member of VLAN Entry 9
				RW	,

5.4.58 VLAN Table - MEMBER_AH Register (27Ah)

Bit	Name	ROM	Default	Description
15:14	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
13:8	VTAB_TMA	4Dh.[13:8]	PSE0	Tagged Member of VLAN Entry 10
			RW	
7:6	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
5:0	VTAB_VMA	4Dh.[5:0]	PSE0	VLAN Member of VLAN Entry 10
			RW	

82





VLAN Table - MEMBER_BH Register (27Bh) 5.4.59

Bit	Name	ROM	Default	Description
15:14	RESERVED		P0	Reserved
			RO	Write as 0h, ignore when read
13:8	VTAB_TMB	4Eh.[13:8]	PSE0	Tagged Member of VLAN Entry 11
			RW	
7:6	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
5:0	VTAB_VMB	4Eh.[5:0]	PSE0	VLAN Member of VLAN Entry 11
			RW	

5.4.60 VLAN Table - MEMBER CH Register (27Ch)

			_0	301 (=1 011)
Bit	Name	ROM	Default	Description
15:14	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
13:8	VTAB_TMC	4Fh.[13:8]	PSE0	Tagged Member of VLAN Entry 12
			RW	
7:6	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
5:0	VTAB_VMC	4Fh.[5:0]	PSE0	VLAN Member of VLAN Entry 12
			RW	

5.4.61 VLAN Table - MEMBER DH Register (27Dh)

Bit	Name	ROM	Default	Description
15:14	RESERVED	- 1	P0	Reserved
			RO	Write as 0h, ignore when read
13:8	VTAB_TMD	50h.[13:8]	PSE0	Tagged Member of VLAN Entry 13
		A	RW	
7:6	RESERVED	4 -	P0	Reserved
			RO	Write as 0h, ignore when read
5:0	VTAB_VMD	50h.[5:0]	PSE0	VLAN Member of VLAN Entry 13
			RW	·

5.4.62 VLAN Table - MEMBER_EH Register (27Eh)

Bit	Name	ROM	Default	Description
15:14	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
13:8	VTAB_TME	51h.[13:8]	PSE0	Tagged Member of VLAN Entry 14
			RW	
7:6	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
5:0	VTAB_VME	51h.[5:0]	PSE0	VLAN Member of VLAN Entry 14
			RW	





5.4.63 VLAN Table - MEMBER_FH Register (27Fh)

Bit	Name	ROM	Default	Description
15:14	RESERVED		P0	Reserved
			RO	Write as 0h, ignore when read
13:8	VTAB_TMF	52h.[13:8]	PSE0	Tagged Member of VLAN Entry 15
			RW	
7:6	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
5:0	VTAB_VMF	52h.[5:0]	PSE0	VLAN Member of VLAN Entry 15
			RW	

5.4.64 VLAN Table - Priority Enable Register (290h)

• • • • • •				
Bit	Name	ROM	Default	Description
15:0	VTAB_PEN	53h.[15:0]	PSE0	VLAN-based Priority Enable
			RW	This field is used to enable VLAN-based priority of each
				entry. The priority queue number is decided in
				VTAB_QUE field of register 293H to 299H.
				0: Disable
				1: Enable

5.4.65 VLAN Table - STP Index Enable Register (292h)

	0.7.00	VEAIT IUDIC	OII IIIacx	LIIGDIC IX	egister (2021)
	Bit	Name	ROM	Default	Description
Ī	15:0	VTAB_STPE	55h.[15:0]	PSE0	VLAN-based STP Enable
				RW	DM8806 supports four Spanning Tree Instance in MSTP
				1	application. This field is used to enable the function of
					each entry. The index of Spanning Tree Instance of each
					VLAN is listed in VTAB_STPIDX field of register 293H to
					299H.
			4		0: Disable
		1			1: Enable





VLAN Table - Misc_0 Register (293h) 5.4.66

Bit	Name	ROM	Default	Description
15	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
14:13	VTAB_STPID	56h.[14:13]	PSE0	STP Index of VLAN Entry 1
	X_1		RW	
12:10	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
9:8	VTAB_QUE_1	56h.[9:8]	PSE0	Priority Queue Number of VLAN Entry 1
			RW	
7	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
6:5	VTAB_STPID	56h.[6:5]	PSE0	STP Index of VLAN Entry 0
	X_0		RW	
4:2	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
1:0	VTAB_QUE_0	56h.[1:0]	PSE0	Priority Queue Number of VLAN Entry 0
			RW	

5.4.67 VLAN Table - Misc_1 Register (294h)

			<u> </u>	
Bit	Name	ROM	Default	Description
15	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
14:13	VTAB_STPID	57h.[14:13]	PSE0	STP Index of VLAN Entry 3
	X_3		RW	
12:10	RESERVED		P0	Reserved
			RO	Write as 0h, ignore when read
9:8	VTAB_QUE_3	57h.[9:8]	PSE0	Priority Queue Number of VLAN Entry 3
			RW	
7	RESERVED	_	P0	Reserved
	4		RO	Write as 0h, ignore when read
6:5	VTAB_STPID	57h.[6:5]	PSE0	STP Index of VLAN Entry 2
	X_2		RW	
4:2	RESERVED		P0	Reserved
			RO	Write as 0h, ignore when read
1:0	VTAB_QUE_2	57h.[1:0]	PSE0	Priority Queue Number of VLAN Entry 2
A			RW	





5.4.68 VLAN Table - Misc_2 Register (295h)

Bit	Name	ROM	Default	Description
15	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
14:13	VTAB_STPID	58h.[14:13]	PSE0	STP Index of VLAN Entry 5
	X_5		RW	
12:10	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
9:8	VTAB_QUE_5	58h.[9:8]	PSE0	Priority Queue Number of VLAN Entry 5
			RW	
7	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
6:5	VTAB_STPID	58h.[6:5]	PSE0	STP Index of VLAN Entry 4
	X_4		RW	
4:2	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
1:0	VTAB_QUE_4	58h.[1:0]	PSE0	Priority Queue Number of VLAN Entry 4
			RW	

5.4.69 VLAN Table - Misc_3 Register (296h)

3.7.03	VEAIT I abic	Misc_5 Register (2501)		
Bit	Name	ROM	Default	Description
15	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
14:13	VTAB_STPID	59h.[14:13]	PSE0	STP Index of VLAN Entry 7
	X_7		RW	
12:10	RESERVED		P0	Reserved
			RO	Write as 0h, ignore when read
9:8	VTAB_QUE_7	59h.[9:8]	PSE0	Priority Queue Number of VLAN Entry 7
			RW	
7	RESERVED	_	P0	Reserved
	4		RO	Write as 0h, ignore when read
6:5	VTAB_STPID	59h.[6:5]	PSE0	STP Index of VLAN Entry 6
	X_6		RW	
4:2	RESERVED	A - V	P0	Reserved
			RO	Write as 0h, ignore when read
1:0	VTAB_QUE_6	59h.[1:0]	PSE0	Priority Queue Number of VLAN Entry 6
			RW	





VLAN Table - Misc_4 Register (297h)

Bit	Name	ROM	Default	Description
15	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
14:13	VTAB_STPIDX_9	5Ah.[14:13]	PSE0	STP Index of VLAN Entry 9
			RW	
12:10	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
9:8	VTAB_QUE_9	5Ah.[9:8]	PSE0	Priority Queue Number of VLAN Entry 9
			RW	
7	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
6:5	VTAB_STPIDX_8	5Ah.[6:5]	PSE0	STP Index of VLAN Entry 8
			RW	
4:2	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
1:0	VTAB_QUE_8	5Ah.[1:0]	PSE0	Priority Queue Number of VLAN Entry 8
			RW	

5 4 71 VLAN Table - Misc 5 Register (298h)

J.4./ I	VLAIN TABLE -	VLAN Table - MISC_5 Register (2981)					
Bit	Name	ROM	Default	Description			
15	RESERVED	_	P0	Reserved			
			RO	Write as 0h, ignore when read			
14:13	VTAB_STPIDX_B	5Bh.[14:13]	PSE0	STP Index of VLAN Entry 11			
			RW				
12:10	RESERVED	_	P0	Reserved			
		A	RO	Write as 0h, ignore when read			
9:8	VTAB_QUE_B	5Bh.[9:8]	PSE0	Priority Queue Number of VLAN Entry 11			
			RW				
7	RESERVED	_	P0	Reserved			
			RO	Write as 0h, ignore when read			
6:5	VTAB_STPIDX_A	5Bh.[6:5]	PSE0	STP Index of VLAN Entry 10			
			RW				
4:2	RESERVED	-	P0	Reserved			
			RO	Write as 0h, ignore when read			
1:0	VTAB_QUE_A	5Bh.[1:0]	PSE0	Priority Queue Number of VLAN Entry 10			
			RW				





5.4.72 VLAN Table - Misc_6 Register (299h)

Bit	Name	ROM	Default	Description
15	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
14:13	VTAB_STPIDX_D	5Ch.[14:13]	PSE0	STP Index of VLAN Entry 13
			RW	
12:10	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
9:8	VTAB_QUE_D	5Ch.[9:8]	PSE0	Priority Queue Number of VLAN Entry 13
			RW	
7	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
6:5	VTAB_STPIDX_C	5Ch.[6:5]	PSE0	STP Index of VLAN Entry 12
			RW	
4:2	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
1:0	VTAB_QUE_C	5Ch.[1:0]	PSE0	Priority Queue Number of VLAN Entry 12
			RW	

5.4.73 VLAN Table - Misc_7 Register (29Ah)

J.T.1 J	VEAN Table Misc_7 Register (25Aii)				
Bit	Name	ROM	Default	Description	
15	RESERVED	_	P0	Reserved	
			RO	Write as 0h, ignore when read	
14:13	VTAB_STPIDX_F	5Dh.[14:13	PSE0	STP Index of VLAN Entry 15	
]	RW		
12:10	RESERVED	- 4	P0	Reserved	
			RO	Write as 0h, ignore when read	
9:8	VTAB_QUE_F	5Dh.[9:8]	PSE0	Priority Queue Number of VLAN Entry 15	
			RW		
7	RESERVED	<i>-</i>	P0	Reserved	
			RO	Write as 0h, ignore when read	
6:5	VTAB_STPIDX_E	5Dh.[6:5]	PSE0	STP Index of VLAN Entry 14	
			RW		
4:2	RESERVED		P0	Reserved	
			RO	Write as 0h, ignore when read	
1:0	VTAB_QUE_E	5Dh.[1:0]	PSE0	Priority Queue Number of VLAN Entry 14	
	4		RW		





5.4.74 Snooping Control 0 Register (29Bh)

Bit	Name	ROM	Default	Description		
15:14	RESERVED	_	P0	Reserved		
			RO	Write as 0h, ignore when read		
13:8	RPP	17h.[13:8]	PSE0	Router Port Portmap		
			RW	[13] : Port 5		
				[12] : Port 4		
				[11] : Port 3		
				[10] : Port 2		
				[09] : Port 1		
				[08] : Port 0		
				0: Disable		
				1: Enable		
7	UD RP	17h.[7]	PSE0	User-defined Router Port Enable		
	55	[.]	RW	0: Disable		
				1: Enable		
6	RESERVED	_	P0	Reserved		
			RO	Write as 0h, ignore when read		
5:4	MC_CTRL	17h.[5:4]	PSE0	Multicast Control Packet Handle		
			RW	00: Forward Membership Reports to router port.		
				General Query to all port.		
				01: Mirror to CPU (Forward to CPU also)		
			A	10: Trap to CPU (Forward to CPU only)		
				11: Flood		
3:2	UMD_CTRL	17h.[3:2]	PSE0	Unregistered Multicast Data Packet Handle		
			RW	00: As normal multicast packets		
		- A		01: Dropped.		
				10: Trap to CPU		
				11: Flood except CPU		
1	MLDS_EN	17h.[1]	PSE0	MLD Snooping Enable		
		4	RW	0: Disable		
	LUCC EN	471, 501	DOTO	1: Enable		
0	HIGS_EN	17h.[0]	PSE0	Hardware IGMP Snooping Enable		
			RW	0: Disable		
				1: Enable		





5.4.75 Snooping Control 1 Register (29Ch)

0.7.70	To checking control i regiotor (2001)				
Bit	Name	ROM	Default	Description	
15:13	RESERVED	_	P0	Reserved	
			RO	Write as 0h, ignore when read	
12	IGS_TODIS	18h.[12]	PSE0	IGMP Snooping Timeout Scheme Disable	
			RW	0: Timeout is enabled	
				1: Timeout is disabled	
11:10	RP_TV	18h.[11:10]	PSE0	Router Port Timeout Value Selection	
			RW	00: 1 times of Query Interval	
				01: 2 times of Query Interval	
				10: 3 times of Query Interval (default)	
				11: 4 times of Query Interval	
9:8	IGS_RV	18h.[9:8]	PSE0	Robustness Variable	
			RW	00: 1 times	
				01: 2 times (default)	
				10: 3 times	
				11: 4 times	
7:0	IGS_QI	18h.[7:0]	PSE	Query Interval	
			7DH	Default = 125 (sec)	
			RW	The state of the s	





5.4.76 Address Table Control & Status Register (2B0h)

	Address Table Control & Status Negister (2001)				
Bit	Name	ROM	Default	Description	
15	ATB_S	_	PS0	Address Table Access is Busy	
			RO	0: Available (Access process is completed)	
				1: Busy (Access process is operating)	
14:13	ATB_CR	_	PS0	Address Table Command Result	
			RO	00: Command OK, entry doesn't exist	
				a. Create an new entry (Write Command)	
				b. Do noting (Delete Command)	
				c. Entry is not found (Search Command)	
				d. Entry is invalid (Read Command)	
				e. Process is successful (Clear Command)	
				01: Command OK, entry is exist	
				a. Overwrite entry (Write Command)	
				b. Delete entry (Delete Command)	
				c. Entry is found (Search Command)	
				d. Entry is valid (Read Command)	
				e. Process is successful (Clear Command)	
				1X: Command Error	
12:7	RESERVED	_	P0	Reserved	
			RO	Write as 0h, ignore when read	
6	ATB_CLSE_FID	_	PS0	Enable to Clear Entries with Specified FID	
			RW	0: Disable	
			A	1: Enable	
5	ATB_CLSE_PO	_	PS0	Enable to Clear Entries with Specified Port Number or	
	RT		RW	Port Map (Port number for accessing unicast address	
			_	table, port map for multicast)	
			1	0: Disable	
				1: Enable	
4:2	ATB_CMD		PS0	Command	
			RW	000: Read a entry with sequence number of address	
			A P	table	
				001: Write a entry with MAC address	
				010: Delete a entry with MAC address	
				011: Search a entry with MAC address	
				100: Clear one or more than one entries with Port or	
				FID 101 110 111: Pagaryad	
1:0	ATB_IDX	_	PS0,RW	101,110,111: Reserved Address Table Index	
1.0	ALD IDY		1 50,110	00: Unicast Address Table	
				01: Multicast Address Table	
				10: IGMP Table	
				11: Reserved	
All	AV	l		11.13001704	





5.4.77 Address Table Data 0 Register (2B1h)

Bit	Name	ROM	Default	Description		
15:12	RESERVED	_	P0	Reserved		
			RO	Write as 0h, ignore when read		
11:8	ATB_FID	_	PS0	FID Value		
			RW			
7:6	RESERVED	_	P0	Reserved		
			RO	Write as 0h, ignore when read		
5:0	ATB_PORT		PS0	Port Number or Port Map		
			RW			

5.4.78 Address Table Data 1 Register (2B2h)

<u> </u>				
Bit	Name	ROM	Default	Description
15:0	ATB_DW1	_	PSE0	Address Table Data Word 1
			RW	

5.4.79 Address Table Data 2 Register (2B3h)

Bit	Name	ROM	Default	Description
15:0	ATB_DW2	_	PSE0	Address Table Data Word 2
			RW .	

5.4.80 Address Table Data 3 Register (2B4h)

Bit	Name	ROM	Default	Description
15:0	ATB_DW3	-	PSE0 RW	Address Table Data Word 3

5.4.81 Address Table Data 4 Register (2B5h)

			- 3	
Bit	Name	ROM	Default	Description
15:0	ATB_DW4	-	PSE0	Address Table Data Word 4
			RW	





5.4.82 Ethernet Address Register 0 for Magic Packet (2B8h)

Bit	Name	ROM	Default	Description
15:8	ETH_ADR1	19h.[15:8]	PE0	Ethernet Address 1
			RW	
7:0	ETH_ADR0	19h.[7:0]	PE0	Ethernet Address 0
			RW	

5.4.83 Ethernet Address Register 1 for Magic Packet (2B9h)

Bit	Name	ROM	Default		Description	
15:8	ETH_ADR3	1Ah.[15:8]	PE0	Ethernet Address 3		
			RW			
7:0	ETH_ADR2	1Ah.[7:0]	PE0	Ethernet Address 2		
			RW			*

5.4.84 Ethernet Address Register 2 for Magic Packet (2BAh)

Bit	Name	ROM	Default	Description
15:8	ETH_ADR5	1Bh.[15:8]	PE0	Ethernet Address 5
			RW	
7:0	ETH_ADR4	1Bh.[7:0]	PE0	Ethernet Address 4
			RW	





5.4.85 WoL Control Register (2BBh)

<u>5.4.85</u>	WOL Control	Register (2BBh)			
Bit	Name	ROM	Default	Description	
15	STANDBY	10h.[15]	PS0	WOL Standby Mode Enable	
			RW	0: Disable	
				1: Enable	
14	SLOW_CLK	10h.[14]	PS0	Slow Down System Clock in WOL Standby Mode	
	_		RW	When WoL Standby Mode is enabled and this bit is set, The	
				system clock is down to to 3.125MHz.	
				0: Disable	
				1: Enable	
13	MAGIC_EN5	10h.[13]	PS0	Port 5 Magic Packet Interrupt Enable	
			RW	0: Disable	
				1: Enable	
12	MAGIC_EN4	10h.[12]	PS0	Port 4 Magic Packet Interrupt Enable	
			RW	0: Disable	
				1: Enable	
11	MAGIC_EN3	10h.[11]	PS0	Port 3 Magic Packet Interrupt Enable	
			RW	0: Disable	
				1: Enable	
10	MAGIC_EN2	10h.[10]	PS0	Port 2 Magic Packet Interrupt Enable	
			RW	0: Disable	
				1: Enable	
9	MAGIC_EN1	10h.[9]	PS0	Port 1 Magic Packet Interrupt Enable	
			RW	0: Disable	
				1: Enable	
8	MAGIC_EN0	10h.[8]	PS0	Port 0 Magic Packet Interrupt Enable	
			RW	0: Disable	
				1: Enable	
7:6	RESERVED	-	P0	Reserved	
			RO	Write as 0h, ignore when read	
5	LNK_EN5		PS0	Port 5 Link Status Change Interrupt Enable	
		4	RW	0: Disable	
				1: Enable	
4	LNK_EN4		PS0	Port 4 Link Status Change Interrupt Enable	
			RW	0: Disable	
				1: Enable	
3	LNK_EN3		PS0	Port 3 Link Status Change Interrupt Enable	
			RW	0: Disable	
				1: Enable	
2	LNK_EN2	——————————————————————————————————————	PS0	Port 2 Link Status Change Interrupt Enable	
			RW	0: Disable	
			DC:	1: Enable	
1	LNK_EN1	_	PS0	Port 1 Link Status Change Interrupt Enable	
			RW	0: Disable	
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		DC:	1: Enable	
0	LNK_EN0	_	PS0	Port 0 Link Status Change Interrupt Enable	
			RW	0: Disable	
				1: Enable	





5.4.86 General Purpose I/O Control Register (2D0h)

5.4.86	General Pur	pose I/O Co	ntroi Regi	Ster (2D0n)
Bit	Name	ROM	Default	Description
15:10	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
9	GP1_TYPE		PS0	GPIO 1 Buffer Type
	_	_	RW	0: Open-Collect output
				1: Forced output
8	GP0_TYPE		PS0	GPIO 0 Buffer Type
	_	_	RW	0: Open-Collect output
				1: Forced output
7:6	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
5	GP1_DIR		PS0	GPIO 1 Direction
	_	_	RW	0: GPIO 1 pin is an input
				1: GPIO 1 pin is an output
4	GP0_DIR		PS0	GPIO 0 Direction
	_	_	514	0: GPIO 0 pin is an input
			RW	1: GPIO 0 pin is an output
3:2	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
1	GP1_IN		PS0	GPIO 1 Data
	_	_	RW	
				If GPIO 1 pin is an input,
			A	0: GPIO 1 pin is driven low
				1: GPIO 1 pin is driven high
			14	
			A	If GPIO 1 pin is an output,
			1	0: Set GPIO 1 pin to 0
				1: Set GPIO 1 pin to 1
0	GP0_IN	_	PS0	GPIO 0 Data
			RW	
				If GPIO 0 pin is an input,
	4			0: GPIO 0 pin is driven low
				1: GPIO 0 pin is driven high
			7	If GPIO 1 pin is an output,
				0: Set GPIO 0 pin to 0
	1			1: Set GPIO 0 pin to 1





5.5 Chip Control and Status Registers

5.5.1 Vendor ID Register (310h)

		3 1		
Bit	Name	ROM	Default	Description
15:0	VID	04h.[15:0]	PE 0A46h RO	Vendor ID

5.5.2 Product ID Register (311h)

Bit	Name	ROM	Default		Description	
15:0	PID	05h.[15:0]	PE 8606h	Product ID		
			RO			A Comment of the Comm





5.5.3 Port 4 MAC Control Register (314h)

5.5.3	Port 4 MAC	Control Reg	ister (314	n)
Bit	Name	ROM	Default	Description
15:12	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
11,10	P4_TB_SEL	0Ch.[11:10]	PET00	Port4 Turbo Speed in RevMII
			RW	00: Default TXCLK 25MHz(100M)/2.5MHz(10M)
				01: P4 RevMII TXCLK generate 50MHz clock
				10: P4 RevMII TXCLK generate 100MHz clock
				11: P4 RevMII TXCLK generate 125MHz clock
9:8	P4_DRIVE	0Ch.[9:8]	PET01	Port 4 Output Pin Current Driving/Sinking Capability
			RW	00: 2mA
				01: 4mA (default)
				10: 6mA
				11: 8mA
7	P4_SLEW	0Ch.[7]	PET0	Port 4 Output Pin Slew Rate
			RW	0: Normal slew rate
				1: Low slew rate
6	P4_50M_IN	0Ch.[6]	PE0	50MHz Clock Source Selection
			RW	Only available when Port 4 be configured as RMII or TP
				RMII
				0: 50MHz clock source from external
5	P4_50MOUT	0Ch.[5]	PET0	1: 50MHz clock source from Internal
3	P4_30101001	001.[5]	RW	50MHz Clock Output Enable Only available when Port 4 be configured as RMII or TP
			IXVV	RMII
			1	0: Disable, high impedance
				1: Enable, output 50MHz clock
4	RESERVED		P0	Reserved
			RO	Write as 0h, ignore when read
3	P4_MODE	0Ch.[3]	PET0	Port 4 Force Mode Enable
			RW	Only available for MII/RevMII/RMII
		1		0: Disable, auto-negotiation mode
				1: Enable, force mode
2	P4_LINK	0Ch.[2]	PET0	Port 4 Force Link
			RW	Only available in force mode
		A. V		0: Link ON
				1: Link OFF
1	P4_DPX	0Ch.[1]	PET0	Port 4 Force Duplex
			RW	Only available in force mode
		All Property and the second		0: Full-duplex mode
		"		1: Half-duplex mode
0	P4_SPEED	0Ch.[0]	PET0	Port 4 Force Speed
			RW	Only availabe in force mode
				0: 100M mode
				1: 10M mode





5.5.4 Port 5 MAC Control Register (315h)

5.5.4 Bit	Name	ROM	Default	Description
15:10	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
9:8	P5_DRIVE	0Dh.[9:8]	PET01	Port 5 Output Pin Current Driving/Sinking Capability
			RW	00: 2mA
				01: 4mA (default)
				10: 6mA
				11: 8mA
7	P5_SLEW	0Dh.[7]	PET0	Port 5 Output Pin Slew Rate
			RW	0: Normal slew rate
				1: Low slew rate
6	P5_50M_IN	0Dh.[6]	PE0	Port 5 Clock Source Selection
			RW	Only available when Port 5 be configured as RMII,
				0: 50Mhz clock source from external
				1: 50Mhz clock source from internal
5	P5_50M_OUT	0Dh.[5]	PET0	Port 5 50MHz Clock Output Enable
			RW	Only available when Port 5 be configured as RMII,
				0: Disable, high impedance
4	DECED/ED		DO.	1: Enable, output 50MHz clock
4	RESERVED	_	P0	Reserved Write on the ignore when read
3	P5 MODE	0DF [0]	RO PET0	Write as 0h, ignore when read Port 5 Force Mode Enable
3	P5_MODE	0Dh.[3]	RW	Only available for MII/RevMII/RMII
			KVV	0: Disable, auto-negotiation mode
				1: Enable, force mode
2	P5 LINK	0Dh.[2]	PET0	Port 5 Force Link
_	I O_LIMI	ODITIE	RW	Only available in force mode
				0: Link ON
				1: Link OFF
1	P5_DPX	0Dh.[1]	PET0	Port 5 Force Duplex
	_		RW	Only available in force mode
				0: Full-duplex mode
				1: Half-duplex mode
0	P5_SPEED	0Dh.[0]	PET0	Port 5 Force Speed
		A. W	RW	Only availabe in force mode
				0: 100M mode
				1: 10M mode





5.5.5 Fiber Control Register (316h)

5.5.5	Fiber Contro	· · · · · ·		
Bit	Name	ROM	Default	Description
15	P01_LFP	08h.[15]	PE0	Port 0 and Port 1 Repeater Enable
			RW	Enable fiber repeater function with Link Fault Pass
				through (LFP) ability between Port 0 and Port1.
				0: Disable
				1: Enable
14:13	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
12	P4_SD	08h.[12]	PE0	Port 4 Fiber Signal Detect Selection
			RW	Select the source of Fiber SD, only available in fiber
				mode.
				The Port 4 operation mode must be configured as
				internal PHY, i.e. pull-down P4_SET1 and P4_SET0
				pins.
				0: Fiber SD decode internally1: Fiber SD input P4_SPD_LED (pin 101)
11	P3_SD	08h.[11]	PE0	Port 3 Fiber Signal Detect Selection
1 ' '	1 3_35	0011.[11]	RW	Select the source of Fiber SD, only available in fiber
			1200	mode.
				0: Fiber SD decode internally
				1: Fiber SD input P3_SPD_LED (pin 102)
10	P2_SD	08h.[10]	PE0	Port 2 Fiber Signal Detect Selection
	_		RW	Select the source of Fiber SD, only available in fiber
			4	mode.
			1	0: Fiber SD decode internally
				1: Fiber SD input P2_SPD_LED (pin 103)
9	P1_SD	08h.[9]	PE0	Port 1 Fiber Signal Detect Selection
			RW	Select the source of Fiber SD, only available in fiber
				mode.
				0: Fiber SD decode internally
	D0 0D	001 501		1: Fiber SD input P1_SPD_LED (pin 104)
8	P0_SD	08h.[8]	PE0	Port 0 Fiber Signal Detect Selection
			RW	Select the source of Fiber SD, only available in fiber
				mode. 0: Fiber SD decode internally
				1: Fiber SD input P0_SPD_LED (pin 105)
7:5	RESERVED		P0	Reserved
7.5	RESERVED		RO	Write as 0h, ignore when read
4	P4_FIBER	08h.[4]	PET0	Port 4 Firber Mode Enable
		33. n[1]	RW	0: Disable (Copper)
				1: Enable
3	P3_FIBER	08h.[3]	PE0	Port 3 Firber Mode Enable
	_ //		RW	0: Disable (Copper)
				1: Enable
2	P2_FIBER	08h.[2]	PE0	Port 2 Firber Mode Enable
	*		RW	0: Disable (Copper)
				1: Enable
1	P1_FIBER	08h.[1]	PE0	Port 1 Firber Mode Enable
			RW	0: Disable (Copper)
		001 757	DE -	1: Enable
0	P0_FIBER	08h.[0]	PE0	Port 0 Firber Mode Enable
			RW	0: Disable (Copper)
<u> </u>				1: Enable





5.5.6 IRQ and LED Control Register (317h)

5.5.6	IRQ and LED Control Register (317h)				
Bit	Name	ROM	Default	Description	
15	IRQ_PIN	06h.[15]	PSE0	IRQ Output Pin Type	
			RW	0: Force output	
				1: Open-collected	
14	IRQ_POL	06h.[14]	PSE0	IRQ Active Low Enable	
			RW	0: Active high	
				1: Active low	
13	IRQ_PULSE	06h.[13]	P0	IRQ Output Pulse	
			RO	0: Assert until source event cleared	
				1: Assert a 1000ns pulse	
12:11	CTL_DRIVE	06h.[12:11]	PET01	Switch Control Output Pin Current Driving/Sinking Capability	
			RW	00: 2mA	
				01: 4mA (default)	
				10: 6mA	
				11: 8mA	
10	CTL_SLEW	06h.[10]	PET0	Switch Control Output Pin Slew Rate	
			RW	0: Normal slew rate	
				1: Low slew rate	
9:8	LED_DRIVE	06h.[9:8]	PET10	LED Pin Current Driving/Sinking Capability	
			RW	00: 2mA	
				01: 4mA	
				10: 6mA (default)	
	LED OLEM	001- [7]	DETA	11: 8mA	
7	LED_SLEW	06h.[7]	PET1	LED Pin Slew Rate	
			RW	0: Normal slew rate	
6:2	DECEDVED		DO.	1: Low slew rate (default)	
0.2	RESERVED	_	RO	Reserved Write on the ignore when read	
1:0	LED MODE	06b [1:0]	PET11	Write as 0h, ignore when read	
1.0	LED_MODE	06h.[1:0]	RW	LED_MODE	
			LVV	00: LED mode 0	
				01 : LED mode 1, dual color mode 10 : LED mode 2	
	4			11 : LED mode 3 (default)	





5.5.7 Interrupt Status Register (318h)

Bit	Name	ROM	Default	Description
15:3	RESERVED		P0	Reserved
			RO	Write as 0h, ignore when read
2	MAGIC		PS0	Magic Packet Detected Status
			RW/C1	0 = No interrupt request present
				1 = Interrupt request present
1	RESERVED		P0	Reserved
			RO	Write as 0h, ignore when read
0	LNKCHG		PS0	Link Status Change Status
			RW/C1	0 = No interrupt request present
				1 = Interrupt request present

5.5.8 Interrupt Mask & Control Register (319h)

0.0.0	metrupe mack a control Register (61611)			
Bit	Name	ROM	Default	Description
15:3	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
2	MAGIC_IEN	10h.[2]	PS0	Magic Packet Interrupt Enable
			RW	0: Disable
				1: Enable
1	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
0	LNKCHG	_	PS0	Link Status Change Interrupt Enable
			RW	0: Disable
				1: Enable

Preliminary
Doc No: DM8806/DM8806I -14-3-DS-P02
January 9, 2013

101





5.5.9 EEPROM Control & Address Register (31Ah)

5.5.9	EEFROM CONTION & Address Register (STAII)					
Bit	Name	ROM	Default	Description		
15:8	EROA	_	PS0	EEPROM Address		
			RW	8-bit EEPROM word address		
7	RESERVED	_	P0	Reserved		
			RO	Write as 0h, ignore when read		
6	EETYPE	_	P0	EEPROM Type Selection & Status		
			RW	0: 93C46		
				1: 93C66		
5	REEP	_	PS0	Reload EEPROM		
			RW	Write 1 and then write 0 to generate a pulse to active		
				EEPROM reload circuit		
4	WEP	_	PS0	EEPROM Write Enable		
			RW	0: Disable		
				1: Enable		
3	EPOS	_	PS0	Access External PHY Enable		
			RW	0: Disable		
				1: Enable		
2	ERPRR	_	PS0	EEPROM Read Command		
			RW	Launch EEPROM read process by set this bit to one.It is		
				non self-clearing bit, driver need to clear after operation		
				ending.		
1	ERPRW	_	PS0	EEPROM Write Command		
			RW	Launch EEPROM write process by set this bit to one.It is		
			TA.	non self-clearing bit, driver need to clear after operation		
				ending.		
0	ERRE		PS0	EEPROM Access Status		
			RO	0: Busy, accessing EEPROM or external PHY is in		
				progress		
				1: Idle, accessing EEPROM or external PHY is		
				completed.		

5.5.10 EEPROM Data Register (31Bh)

<u> </u>	0110		ta i togioto:	(9.1-1.1)	
	Bit	Name	ROM	Default	Description
	15:0	EE_DATA		PS0	EEPROM Data
				RW.	16-bit FEPROM data field





5.5.11 Monitor Register 1 (31Ch)

Bit	Name	ROM	Default	Description
15	STRP_DIS	_	RO	Display the input value of pin 93, STRAP_DIS.
14	RESERVED	_	RO	Reserved
40	TECTO		DO	Write as 0h, ignore when read
13	TEST3	_	RO	Display the input value of pin 41, TEST3.
12	TEST2	_	RO	Display the input value of pin 69, TEST2.
11	TEST1	_	RO	Display the input value of pin 108, TEST1.
10	RESERVED	_	RO	Reserved
				Write as 0h, ignore when read
9	RESERVED	_	RO	Reserved
				Write as 0h, ignore when read
8	P2_SPD	_	RO	Display the latched value of pin 103, P2_SPD_LED.
7	P1_SPD	_	RO	Display the latched value of pin 104, P1_SPD_LED.
6	P0_SPD	_	RO	Display the latched value of pin 105, P0_SPD_LED.
5:3	RESERVED	_	RO	Reserved
				Write as 0h, ignore when read
2	EECS	_	RO	Display the latched value of pin 80, EECS.
1	EECK	_	RO	Display the latched value of pin 81, EECK.
0	RESERVED	_	RO	Reserved
			4	Write as 0h, ignore when read

5.5.12 Monitor Register 2 (31Dh)

	memic reg			
Bit	Name	ROM	Default	Description
15	SPDLED3		RO	Display the latched value of pin 102, P3_SPD_LED.
14	SPDLED4	-	RO	Display the latched value of pin 101, P4_SPD_LED.
13	RESERVED		RO	Reserved
				Write as 0h, ignore when read
12	FDXLED4	A - W	RO	Display the latched value of pin 107, P4_FDX_LED.
11	FDXLED3		RO	Display the latched value of pin 110, P3_FDX_LED.
10	FDXLED2	+	RO	Display the latched value of pin 111, P2_FDX_LED.
9	FDXLED1	_	RO	Display the latched value of pin 112, P1_FDX_LED.
8	FDXLED0		RO	Display the latched value of pin 113, P0_FDX_LED.
7:6	RESERVED	_	RO	Reserved
				Write as 0h, ignore when read
5	LNKLED4	_	RO	Display the latched value of pin 51, P4_LNK_LED.
4:0	RESERVED	_	RO	Reserved
				Write as 0h, ignore when read





5.5.13 Monitor Register 3 (31Eh)

Bit	Name	ROM	Default	Description
15	LNKLED3	_	RO	Display the latched value of pin 48, P3_LNK_LED.
14	LNKLED2	_	RO	Display the latched value of pin 47, P2_LNK_LED.
13	LNKLED1	_	RO	Display the latched value of pin 43, P1_LNK_LED.
12	LNKLED0	_	RO	Display the latched value of pin 42, P0_LNK_LED.
11	P4S0	_	RO	Display the input value of pin 98, P4_SET0.
10	CFG4	_	RO	Display the input value of pin 98, P4_CFG.
9	P4S1	_	RO	Display the latched value of pin 100, P4_SET1.
8:1	RESERVED	_	RO	Reserved
				Write as 0h, ignore when read
0	MDC_EXT	_	RO	Display the latched value of pin 68, PHY_MDC.

5.5.14 Debug Monitor Pin Register (31Fh)

				VIIII VIIII
Bit	Name	ROM	Default	Description
15:14	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
7	MONI_EN	_	PS0	Debug Monitor Enable
			RW	0: Disable
			4	1: Enable
3:0	MONI_IDX	_	PS0	Debug Monitor Table Index
			RW	





5.5.15 Memory Access Enable Register (330h)

Bit	Name	ROM	Default	Description
15	SEL_RAM	_	PS0	Memory Access Selection
			RW	0: Select 48K SRAM
				1: Select 25K SRAM
14	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
13	WRMEM	_	PS0	Memory Write Enable
			RW	0: Disable
				1: Enable
12:0	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read

5.5.16 Memory Address Register (331h)

Bit	Name	ROM	Default	Description
15:0	MDA	_	PS0	Memory Data Address
			RW	

5.5.17 Memory Dummy Data Register (332h)

Bit	Name	ROM	Default	Description
15:0	MDRD	_	RO	Memory Dummy Read Data

5.5.18 Memory Read Data Register (333h)

		, J	47 - 400007 0	
Bit	Name	ROM	Default	Description
15:0	MRD	_	RO	Memory Data Read

5.5.19 Memory Write Data Register (334h)

Bi		Name	ROM	Default	Description
15:)	MWD	A - T	PS0	Memory Write Data
				WO	





5.5.20 Memory Write Data Low Byte Register (335h)

Bit	Name	ROM	Default	Description
15:8	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
7:0	MWDL	_	PS0	Memory Write Data Low Bits 7~0
			WO	, in the second

5.5.21 Memory Write Data High Byte Register (336h)

Bit	Name	ROM	Default	Description
15:8	MWDH	_	PS0	Memory Write Data High Bits 15~8
			WO	
7:0	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read





5.5.22 System Clock Select Register (338h)

Bit	Name	ROM	Default	Description
15:3	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
2:0	CLK_TYPE	_	PS0	Internal System Clock Rate Selection
			RW	000: 50MHz
				001: 66Mhz
				010: 83MHz
				011: 100MHz
				10X: 25MHz
				11X: 3.125MHz

5.5.23 Serial Bus Error Check Register (339h)

0.00				
Bit	Name	ROM	Default	Description
15:9	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
8	SMI_ERR		PS0	SMI Bus Error Status
			RO	0: Checksum is correct
				1: Checksum is wrong
7:0	SMI_CSUM	_	PS0	Checksum field for SMI Bus Error Check
			RW	

5.5.24 Serial Bus Control Register (33Ah)

<u> </u>	ouridi Ede Curili di Rogistor (con il)				
Bit	Name	ROM	Default	Description	
15:1	RESERVED	-	P0	Reserved	
			RO	Write as 0h, ignore when read	
0	SMI_ECE	_	PS0	SMI Bus Error Check Enable	
			RW	0: Disable	
		\mathcal{A}		1: Enable	





5.5.25 Virtual PHY Control Register (33Dh)

Bit	Name	ROM	Default	Description
15:10	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
9	VPHY_LNK_AND	_	PS0	Virtual PHY Link with AND Mode
			RW	0: Disable
				1: Enable
8	VPHY_LNK_OR		PS1	Virtual PHY Link with OR Mode
			RW	0: Disable
				1: Enable
7:6	RESERVED	_	P0	Reserved
			RO	Write as 0h, ignore when read
5:0	VPHY_PMAP	_	PS	Virtual PHY Link Port Map
			1Fh	[05]: Port 5 [04]: Port 4 [03]: Port 3
			RW	[02]: Port 2 [01]: Port 1 [00]: Port 0
				Note: Valid if Reg33DH.[9] or Reg33DH.[8] is enabled

5.5.26 PHY Control Test Register (33Eh)

	Titi Sontiol root (topin)				
Bit	Name	ROM	Default	Description	
15	AT_MDIX0	07h.[15]	P0	Port 0 Auto-MDIX Control Disable	
			RW	0: Disable	
				1: Enable	
14	AT_MDIX1	07h.[14]	P0	Port 1 Auto-MDIX Control Disable	
			RW	0: Disable	
				1: Enable	
13	AT_MDIX2	07h.[13]	P0	Port 2 Auto-MDIX Control Disable	
			RW	0: Disable	
				1: Enable	
12	AT_MDIX3	07h.[12]	P0	Port 3 Auto-MDIX Control Disable	
			RW	0: Disable	
	A			1: Enable	
11	AT_MDIX4	07h.[11]	P0	Port 4 Auto-MDIX Control Disable	
		A. W	RW	0: Disable	
				1: Enable	
10:4	RESERVED	-	P0	Reserved	
			RO	Write as 0h, ignore when read	
3:0	RESERVED	_	P3	Reserved	
			RW	Write as 3h, ignore when read	



DM8806/DM8806I

6-Port 10/100Mb Fast Ethernet Smart Switch

5.5.27 Disable Port Control Register (399h)

Bit	Name	ROM	Default	Description
15:6	RESERVED		P0	Reserved
			RO	Write as 0h, ignore when read
5:0	PORT_DIS	_	P0	Disable Buffer Usage of Port
			RW	It is used to release the reserved buffers on useless port for memory utilization improvment. Notice that Switch must be software reset after this function is applied.
				[05]: Port 5 [04]: Port 4 [03]: Port 3
				[02]: Port 2
				0: Enable, reserve buffers on selected port. 1: Disable, release buffers on selected port.



6. EEPROM Format

Name	Word	Description	
Signature	00h	When this word is 1049h, the EEPROM data is valid and can be	
		loaded to DM880	6.
RESERVED	01h~02h	Reserved	
Load Control 0	03h	EEPROM Load Co	ntrol 0
		Bit Function	n
		[01:00] Load e	nable of word 04h & 05h
		01b: Ei	nable, 00b/10b/11b: Disable
		[03:02] Load e	nable of word 06h
			nable, 00b/10b/11b: Disable
			nable of word 08h
			nable, 00b/10b/11b: Disable
			nable of word 09h & 0Ah
			nable, 00b/10b/11b: Disable
			nable of word 0Bh,0Ch,0Dh
			nable, 00b/10b/11b: Disable
			nable of word 10h
			nable, 00b/10b/11b: Disable
		[13:12] Reserv	
			00b" or "11b" in application
			nable of word 07h
\/	0.41	100200300,	nable, 00b/10b/11b: Disable
Vendor ID	04h	Vendor ID (Default:	
Product ID	05h	Product ID	03h is "01b", this field will be loaded to REG 310h
Ploductib	USH	If bit [01:00] of word 03h is "01b", this field will be loaded to REG 311h	
IRQ &	06h	IRQ & LED Control	COTTS OTD, this held will be loaded to NEO 31 III
LED Control	0011	VIII.	03h is "01b", this field will be loaded to REG 317h
PHY control	07h	PHY Auto-MDIX Control	
		40/	03h is "01b", this field will be loaded to REG 33Eh
		Bit Function	
		[10:00] Reserv	ed
			AUTO-MDIX control
	1		0: OFF
		[12] Port 3	AUTO-MDIX control
		1: ON,	0: OFF
		[13] Port 2	AUTO-MDIX control
		1: ON,	0: OFF
	-F	[14] Port 1 /	AUTO-MDIX control
	7		0: OFF
			AUTO-MDIX control
		1: ON (): OFF
Fiber control	08h	PHY Fiber Control	
			03h is "01b", this field will be loaded to REG 316h
Phy Vendor ID	09h	Internal PHY ID1	
			d 03h is "01b", this field will be loaded to Identifier 1
DI D : 15	0.41	Register of all intern	al PHYS.
Phy Device ID	0Ah	Internal PHY ID2	
			d 03h is "01b", this field will be loaded to Identifier 2
		Register of all intern	ai PH YS.



DM8806/DM8806I

			0-1 OIL 10/100IVID T ast Ethernet Smart	Ť
Port 4 MAC Control	0Ch	Port 4 MA		
D: 4514000 : :	05:	If bit [09:08] of word 03h is "01b", this field will be loaded to REG 314h Port 5 MAC Control		
Port 5 MAC Control	0Dh			
1 10 114	051		3] of word 03h is "01b", this field will be loaded to REG 315h	_
Load Control 1	0Eh		Load Control 1	
		Bit	Function	
		[01:00]	Load enable of word 12h ~ 16h	
			01b: Enable, 00b/10b/11b: Disable	
		[03:02]	Load enable of word 17h &18h	
			01b: Enable, 00b/10b/11b: Disable	
		[05:04]	Load enable of word 1Ch ~ 24h	
			01b: Enable, 00b/10b/11b: Disable	
		[07:06]	Load enable of word 26h ~ 2Eh	4
			01b: Enable, 00b/10b/11b: Disable	F
		[09:08]	Load enable of word 30h ~ 5Dh	
			01b: Enable, 00b/10b/11b: Disable	
		[11:10]	Reserved	
			Set to "00b" or "11b" in application	
		[13:12]	Reserved	
			Set to "00b" or "11b" in application	
		[15:14]	Reserved	
		` '	Set to "00b" or "11b" in application	
Load Control 2	0Fh	FEPROM	Load Control 2	_
2000 00.100.2		Bit	Function	
		[01:00]	Load enable of word 80h ~ 8Bh	
			01b: Enable, 00b/10b/11b: Disable	
		[03:02]	Load enable of word 90h ~ 9Bh	
		[00.02]	01b: Enable, 00b/10b/11b: Disable	
		[05:04]	Load enable of word A0h ~ ABh	
		[05.04]	01b: Enable, 00b/10b/11b: Disable	
		[07:06]	Load enable of word B0h ~ BBh	
	A	[07.00]	01b: Enable, 00b/10b/11b: Disable	
		[09:08]	Load enable of word C0h ~ CBh	
	A	[09.00]	01b: Enable, 00b/10b/11b: Disable	
A		[11:10]	Load enable of word D0h ~ DBh	
		[11.10]	01b: Enable, 00b/10b/11b: Disable	
		[13:12]	Reserved	
		[13.12]	Set to "00b" or "11b in application	
4		[15:14]	Reserved	
		[15.14]		
Magia De dist	401-	K P# 144-40	Set to "00b" or "11b" in application	
Magic Packet	10h		of word 03h is "01b", this field will be loaded to registers that	
Control	P**	is snown in	n the following table.	
		D:t	F of a	
		Bit	Function	
		[00]	Reserved	
		[01]	10M TX power saving in bit 10 of all PHY register PSCR	
			(Bit 10 of REG 054h/074h/094h/0B4h/0D4h)	
			1: Enable, 0: Disable	
		[02]	Magic packet interrupt enable	
			(REG 319h.[2])	
			1: Enable, 0: Disable	
		[07:03]	Reserved	
	•			-





			6-Port 10/100Mb Fast Ethernet Smart S
		[13:08]	Per port magic packet interrupt enable (REG 2BBh.[13:08]) 1: Enable, 0: Disable
		[14]	Slow down system clock in WOL standby mode (REG 2BBh.[14])
		F4 = 3	1: Enable, 0: Disable
		[15]	WOL standby mode enable (REG 2BBh.[15])
			1: Enable, 0: Disable
RESERVED	11h	Reserved	
Switch Control	12h	-	of word 0Eh is "01b", this field will be loaded to REG 212h
CPU Port & Mirror Control	13h		of word 0Eh is "01b", this field will be loaded to REG 213h
Special Tag Ether-Type	14h	If bit [01:00	of word 0Eh is "01b", this field will be loaded to REG 214h
Global Learning & Aging Control	15h	If bit [01:00	of word 0Eh is "01b", this field will be loaded to REG 215h
MIB Counter Disable	16h	If bit [01:00] of word 0Eh is "01b", this field will be loaded to REG 230h
Snoop Control 0	17h] of word 0Eh is "01b", this field will be loaded to REG 29Bh
Snoop Control 1	18h] of word 0Eh is "01b", this field will be loaded to REG 29Ch
ETH_ADR	19h~1Bh		ddress for Magic Packet.
			h will be loaded to REG 2B8h
			h will be loaded to REG 2B9h
VI ANI Deignite Man	4.01-		Sh will be loaded to REG 2Bah
VLAN Priority Map Register	1Ch	IT DIT [U5:U4] of word 0Eh is "01b", this field will be loaded to REG 217h
TOS Priority Map 0	1Dh	If hit [05:04] of word 0Eh is "01b", this field will be loaded to REG 218h
TOS Priority Map 1	1Eh	401000	of word 0Ehris "01b", this field will be loaded to REG 219h
TOS Priority Map 2	1Fh		of word 0Eh is "01b", this field will be loaded to REG 21Ah
TOS Priority Map 3	20h	And the last	of word 0Eh is "01b", this field will be loaded to REG 21Bh
TOS Priority Map 4	21h		of word 0Eh is "01b", this field will be loaded to REG 21Ch
TOS Priority Map 5	22h		of word 0Eh is "01b", this field will be loaded to REG 21Dh
TOS Priority Map 6	23h		of word 0Eh is "01b", this field will be loaded to REG 21Eh
TOS Priority Map 7	24h	_	of word 0Eh is "01b", this field will be loaded to REG 21Fh
RESERVED	25h	Reserved	
Special Packet Control 0	26h	If bit [07:06	of word 0Eh is "01b", this field will be loaded to REG 234h.
Special Packet Control 1	27h	If bit [07:06	g of word 0Eh is "01b", this field will be loaded to REG 235h.
Special Packet Control 2	28h	If bit [07:06	i] of word 0Eh is "01b", this field will be loaded to REG 236h.
Special Packet Control 3	29h	If bit [07:06	g] of word 0Eh is "01b", this field will be loaded to REG 237h.
Special Packet Control 4	2Ah	If bit [07:06	of word 0Eh is "01b", this field will be loaded to REG 238h.
Special Packet Control 5	2Bh	If bit [07:06	of word 0Eh is "01b", this field will be loaded to REG 239h.
Special Packet Control 6	2Ch	If bit [07:06	of word 0Eh is "01b", this field will be loaded to REG 23Ah.
Special Packet Control 7	2Dh	If bit [07:06] of word 0Eh is "01b", this field will be loaded to REG 23Bh.	
Special Packet Control 8	2Eh	If bit [07:06	i] of word 0Eh is "01b", this field will be loaded to REG 23Ch.





		0-1 OIL 10/100IVID LAST ETHER STHAIL ST
RESERVED	2Fh	Reserved
QinQ TPID Register	30h	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 23Dh.
VLAN Mode & Rule	31h	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 23Eh.
Control		,
VLAN Table - Valid	32h	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 23Fh.
Control	0.2	,
VLAN Table - ID_0H	33h	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 250h.
VLAN Table - ID 1H	34h	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 251h.
VLAN Table - ID_2H	35h	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 252h.
VLAN Table - ID_3H	36h	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 253h.
VLAN Table - ID_4H	37h	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 254h.
VLAN Table - ID_5H	38h	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 255h.
VLAN Table - ID_6H	39h	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 256h.
VLAN Table - ID_7H	3Ah	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 257h.
VLAN Table - ID_8H	3Bh	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 258h.
VLAN Table - ID_9H	3Ch	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 259h.
VLAN Table - ID_AH	3Dh	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 25Ah.
VLAN Table - ID_BH	3Eh	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 25Bh.
VLAN Table - ID_CH	3Fh	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 25Ch.
VLAN Table - ID_DH	40h	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 25Dh.
VLAN Table - ID_EH	41h	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 25Eh.
VLAN Table - ID_FH	42h	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 25Fh.
VLAN Table -	43h	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 270h.
MEMBER_0H	1011	in six poises of the case of the case with section and the section in
VLAN Table -	44h	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 271h.
MEMBER_1H		, , , , , , , , , , , , , , , , , , , ,
VLAN Table -	45h	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 272h.
MEMBER_2H		
VLAN Table -	46h	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 273h.
MEMBER_3H		
VLAN Table -	47h	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 274h.
MEMBER_4H		
VLAN Table -	48h	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 275h.
MEMBER_5H		
VLAN Table -	49h	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 276h.
MEMBER_6H		
VLAN Table -	4Ah	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 277h.
MEMBER_7H		
VLAN Table -	4Bh	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 278h.
MEMBER_8H		
VLAN Table -	4Ch	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 279h.
MEMBER_9H		
VLAN Table -	4Dh	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 27Ah.
MEMBER_AH	451	K L' 100,001 - 1, , , , , , , , , , , , , , , , , ,
VLAN Table -	4Eh	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 27Bh.
MEMBER_BH	4FL	If hit [00:00] of word 0Eh is "04h" this field will be leaded to DEC 0701
VLAN Table -	4Fh	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 27Ch.
MEMBER_CH	50h	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 27Dh.
VLAN Table - MEMBER_DH	50h	ii bil [03.00] 01 Word OETTS OTD , li iis lield Will be loaded to REG 27 DH.
VLAN Table -	51h	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 27Eh.
MEMBER_EH	3111	
INITIAIDEL/TELL		





		0-Port To/Toolvid Past Ethernet Smart S
VLAN Table - MEMBER_FH	52h	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 27Fh.
VLAN Table - Priority Enable	53h	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 290h.
VLAN Table - Priority Replace Enable	54h	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 291h.
VLAN Table - STP Index Enable	55h	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 292h.
VLAN Table - Misc_0	56h	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 293h.
VLAN Table - Misc_1	57h	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 294h.
VLAN Table - Misc_2	58h	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 295h.
VLAN Table - Misc_3	59h	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 296h.
VLAN Table - Misc_4	5Ah	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 297h.
VLAN Table - Misc_5	5Bh	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 298h.
VLAN Table - Misc_6		If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 299h.
VLAN Table - Misc_7	5Dh	If bit [09:08] of word 0Eh is "01b", this field will be loaded to REG 29Ah.
RESERVED	5Eh~7Fh	Reserved
P0 Basic Control 0	80h	If bit [01:00] of word 0Fh is "01b", this field will be loaded to REG 111h.
P0 Basic Control 1	81h	If bit [01:00] of word 0Fh is "01b", this field will be loaded to REG 112h.
P0 Block Control 0	82h	If bit [01:00] of word 0Fh is "01b", this field will be loaded to REG 113h.
P0 Block Control 1	83h	If bit [01:00] of word 0Fh is "01b", this field will be loaded to REG 114h.
P0 Bandwidth	84h	If bit [01:00] of word 0Fh is "01b", this field will be loaded to REG 115h.
Control	0-111	in bit [01.00] of word of this one, this hold will be located to NEO Tron.
P0 VLAN Tag	85h	If bit [01:00] of word 0Fh is "01b", this field will be loaded to REG 116h.
Information		in bit [01.00] of word of this one in its mole will be leaded to the of their
P0 Priority & VLAN	86h	If bit [01:00] of word 0Fh is "01b", this field will be loaded to REG 117h.
Control		in six [51.55] of word of the one of the one will be leaded to the of the in-
P0 Security Control	87h	If bit [01:00] of word 0Fh is "01b", this field will be loaded to REG 118h.
P0 Advanced Control	88h	If bit [01:00] of word 0Fh is "01b", this field will be loaded to REG 119h.
P0 Memory	89h	If bit [01:00] of word 0Fh is "01b", this field will be loaded to REG 11Ah.
Configuration		in sur prices of the end of the end will be readed to the entry will
P0 Discard packet	8Ah	If bit [01:00] of word 0Fh is "01b", this field will be loaded to REG 11Bh.
limitation	3	in skip hoof of the one , and note this se loaded to the of the
P0 EEE Control	8Bh	If bit [01:00] of word 0Fh is "01b", this field will be loaded to REG 11Eh.
RESERVED	8Ch~8Fh	Reserved
P1 Basic Control 0	90h	If bit [03:02] of word 0Fh is "01b", this field will be loaded to REG 131h.
P1 Basic Control 1	91h	If bit [03:02] of word 0Fh is "01b", this field will be loaded to REG 132h.
P1 Block Control 0	92h	If bit [03:02] of word 0Fh is "01b", this field will be loaded to REG 133h.
P1 Block Control 1	93h	If bit [03:02] of word 0Fh is "01b", this field will be loaded to REG 134h.
P1 Bandwidth	94h	If bit [03:02] of word 0Fh is "01b", this field will be loaded to REG 135h.
Control	J-111	
P1 VLAN Tag Information	95h	If bit [03:02] of word 0Fh is "01b", this field will be loaded to REG 136h.
P1 Priority & VLAN Control	96h	If bit [03:02] of word 0Fh is "01b", this field will be loaded to REG 137h.
P1 Security Control	97h	If bit [03:02] of word 0Fh is "01b", this field will be loaded to REG 138h.
P1 Advanced Control	98h	If bit [03:02] of word 0Fh is "01b", this field will be loaded to REG 139h.
P1 Memory	99h	If bit [03:02] of word 0Fh is "01b", this field will be loaded to REG 13Ah.
Configuration		, , , , , , , , , , , , , , , , , , , ,
P1 Discard packet	9Ah	If bit [03:02] of word 0Fh is "01b", this field will be loaded to REG 13Bh.
limitation		- , · · · · · · · · · · · · · · · · · ·
P1 EEE Control	9Bh	If bit [03:02] of word 0Fh is "01b", this field will be loaded to REG 13Eh.





		0-1 Oit 10/100Mb 1 ast Ethernet Smart S
RESERVED	9Ch~9Fh	Reserved
P2 Basic Control 0	A0h	If bit [05:04] of word 0Fh is "01b", this field will be loaded to REG 151h.
P2 Basic Control 1	A1h	If bit [05:04] of word 0Fh is "01b", this field will be loaded to REG 152h.
P2 Block Control 0	A2h	If bit [05:04] of word 0Fh is "01b", this field will be loaded to REG 153h.
P2 Block Control 1	A3h	If bit [05:04] of word 0Fh is "01b", this field will be loaded to REG 154h.
P2 Bandwidth	A4h	If bit [05:04] of word 0Fh is "01b", this field will be loaded to REG 155h.
Control		
P2 VLAN Tag	A5h	If bit [05:04] of word 0Fh is "01b", this field will be loaded to REG 156h.
Information		
P2 Priority & VLAN	A6h	If bit [05:04] of word 0Fh is "01b", this field will be loaded to REG 157h.
Control		
P2 Security Control	A7h	If bit [05:04] of word 0Fh is "01b", this field will be loaded to REG 158h.
P2 Advanced Control	A8h	If bit [05:04] of word 0Fh is "01b", this field will be loaded to REG 159h.
P2 Memory	A9h	If bit [05:04] of word 0Fh is "01b", this field will be loaded to REG 15Ah.
Configuration	7.6	, , , , , , , , , , , , , , , , , , , ,
P2 Discard packet	AAh	If bit [05:04] of word 0Fh is "01b", this field will be loaded to REG 15Bh.
limitation	75	, , , , , , , , , , , , , , , , , , , ,
P2 EEE Control	ABh	If bit [05:04] of word 0Fh is "01b", this field will be loaded to REG 15Eh.
RESERVED	ACh~AFh	Reserved
P3 Basic Control 0	B0h	If bit [07:06] of word 0Fh is "01b", this field will be loaded to REG 171h.
P3 Basic Control 1	B1h	If bit [07:06] of word 0Fh is "01b", this field will be loaded to REG 172h.
P3 Block Control 0	B2h	If bit [07:06] of word 0Fh is "01b", this field will be loaded to REG 173h.
P3 Block Control 1	B3h	If bit [07:06] of word 0Fh is "01b", this field will be loaded to REG 174h.
P3 Bandwidth	B4h	If bit [07:06] of word 0Fh is "01b", this field will be loaded to REG 175h.
Control	D411	ii bit [07.00] of word of this of bi, this field will be loaded to NEG 173h.
P3 VLAN Tag	B5h	If bit [07:06] of word 0Fh is "01b", this field will be loaded to REG 176h.
Information	Don	ii bit [07.00] of word of 1115 of b, this field will be loaded to NEO 1701.
P3 Priority & VLAN	B6h	If bit [07:06] of word 0Fh is "01b", this field will be loaded to REG 177h.
Control	Don	ii bit [07.00] of word of this offs, this field will be located to NEO 1771.
P3 Security Control	B7h	If bit [07:06] of word 0Fh is "01b", this field will be loaded to REG 178h.
P3 Advanced Control	B8h	If bit [07:06] of word 0Fh is "01b", this field will be loaded to REG 179h.
P3 Memory	B9h	If bit [07:06] of word 0Fh is "01b", this field will be loaded to REG 17Ah.
Configuration	Dall	ii bit [07.00] of word of this of b, this field will be loaded to NEO 17741.
P3 Discard packet	BAh	If bit [07:06] of word 0Fh is "01b", this field will be loaded to REG 17Bh.
limitation	DAII	ii bit [07.00] of word of this of b, this field will be loaded to NEO 17 bit.
P3 EEE Control	BBh	If bit [07:06] of word 0Fh is "01b", this field will be loaded to REG 17Eh.
RESERVED	BCh~BFh	Reserved
P4 Basic Control 0	C0h	If bit [09:08] of word 0Fh is "01b", this field will be loaded to REG 191h.
P4 Basic Control 1	C1h	If bit [09:08] of word 0Fh is "01b", this field will be loaded to REG 192h.
VIII. Alliana	C2h	If bit [09:08] of word 0Fh is "01b", this field will be loaded to REG 193h.
P4 Block Control 1	C3h	If bit [09:08] of word 0Fh is "01b", this field will be loaded to REG 193h. If bit [09:08] of word 0Fh is "01b", this field will be loaded to REG 194h.
P4 Block Control 1	<u> </u>	
P4 Bandwidth	C4h	If bit [09:08] of word 0Fh is "01b", this field will be loaded to REG 195h.
Control	CEb	If hit [00:00] of word 0Eh is "01h" this field will be leaded to DEC 106h
P4 VLAN Tag	C5h	If bit [09:08] of word 0Fh is "01b", this field will be loaded to REG 196h.
Information	OCF	If hit [00:00] of word 0Eh is "04h" this field will be leaded to DEO 4071-
P4 Priority & VLAN	C6h	If bit [09:08] of word 0Fh is "01b", this field will be loaded to REG 197h.
Control	071	If hit [00:00] of word OFh is "04h" this field will be been deep DFO 400!
P4 Security Control	C7h	If bit [09:08] of word 0Fh is "01b", this field will be loaded to REG 198h.
P4 Advanced Control	C8h	If bit [09:08] of word 0Fh is "01b", this field will be loaded to REG 199h.
P4 Memory	C9h	If bit [09:08] of word 0Fh is "01b", this field will be loaded to REG 19Ah.
Configuration		



DM8806/DM8806I

P4 Discard packet limitation	CAh	If bit [09:08] of word 0Fh is "01b", this field will be loaded to REG 19Bh.
P4 EEE Control	CBh	If bit [09:08] of word 0Fh is "01b", this field will be loaded to REG 19Eh.
RESERVED	CCh~CFh	Reserved
P5 Basic Control 0	D0h	If bit [11:10] of word 0Fh is "01b", this field will be loaded to REG 1B1h.
P5 Basic Control 1	D1h	If bit [11:10] of word 0Fh is "01b", this field will be loaded to REG 1B2h.
P5 Block Control 0	D2h	If bit [11:10] of word 0Fh is "01b", this field will be loaded to REG 1B3h.
P5 Block Control 1	D3h	If bit [11:10] of word 0Fh is "01b", this field will be loaded to REG 1B4h.
P5 Bandwidth	D4h	If bit [11:10] of word 0Fh is "01b", this field will be loaded to REG 1B5h.
Control		
P5 VLAN Tag	D5h	If bit [11:10] of word 0Fh is "01b", this field will be loaded to REG 1B6h.
Information		
P5 Priority & VLAN	D6h	If bit [11:10] of word 0Fh is "01b", this field will be loaded to REG 1B7h.
Control		
P5 Security Control	D7h	If bit [11:10] of word 0Fh is "01b", this field will be loaded to REG 1B8h.
P5 Advanced Control	D8h	If bit [11:10] of word 0Fh is "01b", this field will be loaded to REG 1B9h.
P5 Memory	D9h	If bit [11:10] of word 0Fh is "01b", this field will be loaded to REG 1BAh.
Configuration		
P5 Discard packet	DAh	If bit [11:10] of word 0Fh is "01b", this field will be loaded to REG 1BBh.
limitation		
P5 EEE Control	DBh	If bit [11:10] of word 0Fh is "01b", this field will be loaded to REG 1BEh.
RESERVED	DCh~FFh	Reserved



7. Function Description

7.1 Switch Functions

7.1.1 Address Learning

The DM8806 stores MAC addresses, port number and time stamp information in the Hash-based Address Table. The table can learn up to 2K unicast address entries. The DM8806 provides two methods to learn address in the table, self-learning and manual learning.

♦ Self-learning

The self-learning mechanism means the DM8806 learn the MAC addresses of incoming packets in real time without CPU's assistance. The switch engine creates a new entry if incoming packet's Source Address (SA) does not exist and the packet is valid (error-free). If SA was found and incoming port mismatch with port number in table, update the entry with SA and incoming port number. Those entries will be created, updated or aged dynamically. Besides, the DM8806 has an option to disable address learning for individual port. This feature can be set by bit 12 of per port register 11h (i.e. 111h, 131h, 151h, 171h, 191h, and 1B1h).

Manual Learning

The DM8806 also provides manual learning mechanism with CPU's assistance. The CPU can create, update or delete entry for flexible management. In addition to above, the entry can be set as static one that will not be aged-out.

7.1.2 Address Aging

The time stamp information of address table is used in the aging process. The switch engine updates time stamp whenever the corresponding SA receives. The switch engine would delete the entry if its time stamp is not updated for a period of time. The period can be programmed or disabled through bit 0 & 1 of register 215h.

7.1.3 Packet Forwarding

The DM8806 forwards the incoming packet according to following decision:

- (1). If Destination Address (DA) is multicast/broadcast, the packet is forwarded to all ports, except to the port on which the packet was received.
- (2). Switch engine would look up address table based on DA when incoming packets is uni-cast. If the DA was not found in address table, the packet is treated as a multicast packet and forward to other ports. If the DA was found and its destination port number is different to source port number, the packet is forward to destination port.
- (3). Switch engine also look up VLAN, Port Monitor setting and other forwarding constraints for the forwarding decision, more detail will discuss in later sections.

The DM8806 will filter incoming packets under following conditions:

- (1). Error packets, including CRC errors, alignment errors, illegal size errors.
- (2). IEEE 802.3X PAUSE packets.
- (3). If incoming packet is uni-cast and its destination port number is equal to source port number



7.1.4 Inter-Packet Gap (IPG)

IPG is the idle time between any two valid packets at the same port. The typical number is 96 bits time. In other word, the value is 9.6u sec for 10Mbps and 960n sec for 100Mbps.

7.1.5 Back-off Algorithm

The DM8806 implements the binary exponential back-off algorithm in half-duplex mode compliant to IEEE standard 802.3.

7.1.6 Late Collision

Late Collision is a type of collision. If a collision error occurs after the first 512 bit times of data are transmitted, the packet is dropped.

7.1.7 Half Duplex Flow Control

The DM8806 supports half-duplex backpressure. The inducement is the same as full duplex mode. When flow control is required, the DM8806 sends jam pattern and results in a collision.

7.1.8 Full Duplex Flow Control

The DM8806 supports IEEE standard 802.3x flow control frames on both transmit and receive sides. On the receive side, The DM8806 will defer transmitting next normal frames, if it receives a pause frame from link partner. On the transmit side, The DM8806 issues pause frame with maximum pause time when internal resources such as received buffers, transmit queue and transmit descriptor ring are unavailable. Once resources are available, The DM8806 sends out a pause frame with zero pause time allows traffic to resume immediately.



7.1.9 Partition Mode

The DM8806 provides a partition mode for each port. The port enters partition mode when more than 64 consecutive collisions are occurred. In partition mode the port continuous to transmit but it will not receive. The port returned to normal operation mode when a good packet is seen on the wire. The detail description of partition mode represent following:

Entering Partition State

A port will enter the Partition State when either of the following conditions occurs:

- (1). The port detects a collision on every one of 64 consecutive re-transmit attempts to the same packet.
- (2). The port detects a single collision which occurs for more than 512 bit times.
- (3). Transmit defer timer time out, which indicates the transmitting packet is deferred to long.

♦ While in Partition State

The port will continue to transmit its pending packet, regardless of the collision detection, and will not allow the usual Back-off Algorithm. Additional packets pending for transmission will be transmitted, while ignoring the internal collision indication. This frees up the ports transmit buffers which would otherwise be filled up at the expense of other ports buffers. The assumption is that the partition is signifying a system failure situation (bad connection/cable/station), thus dropping packets is a small price to pay vs. the cost of halting the switch due to a buffer full condition.

♦ Exiting from Partition State

The Port exits from Partition State, following the end of a successful packet transmission. A successful packet transmission is defined as no collisions were detected on the first 512 bits of the transmission.

7.1.10 Broadcast Storm Filtering

The DM8806 has an option to limit the traffic of broadcast or multicast packets, to protect the switch from lower bandwidth availability. There are two types of broadcast storm control, one is throttling broadcast packet only, the other includes multicast. This feature can be set through bit 12 of per port register 12h. The broadcast storm threshold can be programmed by EEPROM or per port register 5h, the default setting is no broadcast storm protecting.

7.1.11 Bandwidth Control

The DM8806 supports two types of bandwidth control for each port. One is the ingress and egress bandwidth rate can be controlled separately, the other is combined together, this function can be set through bit 14 of per port register 12h. The bandwidth control is disabled by default. To separate bandwidth control mode, the threshold rate is defined in per port register 5h. For combined mode, it is defined in bit 3~0 of per port register 15h.

The behavior of bandwidth control as below:

- (1). For the ingress control, if flow control function is enabled, Pause or Jam packet will be transmitted. The ingress packets will be dropped if flow control is disabled.
- (2). For the egress control, the egress port will not transmit any packets. On the other hand, the ingress bandwidth of source port will be throttled that prevent packets from forwarding.
- (3). In combined mode, if the sum of ingress and egress bandwidth over threshold, the bandwidth will be throttled.





7.1.12 Port Monitoring Support

The DM8806 supports "Port Monitoring" function on per port base, detail as below:

♦ Sniffer Port and Monitor Port

There is only one port can be selected as "sniffer port" by bit 5~3 of register 213h, multiple ports can be set as "receive monitor port" or "transmit monitor port" in per-port register 11h.

◆ Receive monitor

All packets received on the "receive monitor port" are send a copy to "sniffer port". For example, port 0 is set as "receive monitor port" and port 2 is selected as a "sniffer port". If a packet is received form port 0 and predestined to port 1 after forwarding decision, the DM8806 will forward it to port 1 and port 2 in the end.

♦ Transmit monitor

All packets transmitted on the "transmit monitor port" are send a copy to "sniffer port". For example, port 1 is set as "transmit monitor port" and port 2 is selected as "sniffer port". If a packet is received from port 0 and predestined to port 1 after forwarding decision, the DM8806 will forward it to port 1 and port 2 in the end.

♦ Exception

The DM8806 has an optional setting that broadcast/multicast packets are not monitored (see bit 11 of per port register 12h). It's useful to avoid unnecessary bandwidth.




7.1.13 VLAN Support

◆ Port-Based VLAN

The DM8806 supports port-based VLAN as default, up to 16 groups. Each port has a default VID called PVID (Port VID, in bit 11~0 of per port register 16H). The DM8806 used 12 bits PVID as index and mapped with registers 250H~25FH to define the VLAN groups.

♦ 802.1q-Based VLAN

Regarding IEEE 802.1Q standard, Tag-based VLAN uses an extra tag to identify the VLAN membership of a frame across VLAN-aware switch/router. A tagged frame is four bytes longer than an untagged frame and contains two bytes of TPID (Tag Protocol Identifier) and two bytes of TCI (Tag Control Information).



The DM8806 also supports 16 802.1Q-based VLAN groups, as specified in bit 0 of register 23Eh. It's obvious that the tagged packets can be assigned to several different VLANs which are determined according to the VID inside the VLAN Tag. Therefore, the operation is similar to port-based VLAN. The DM8806 used full 12 bits VID of received packet with VLAN tag and VLAN table ID registers (250h~25Fh) and then define members by VLAN Group Mapping Register (270h~27Fh) to configure the VLAN partition. If the destination port of received packet is not same VLAN group with received port, it will be discarded.

◆ Tag/Untag

User can define each port as Tag port or Un-tag port by bit 14 of per port register 17h in 802.1Q-based VLAN mode. The operation of Tag and Un-tag can explain as below conditions:

- (1). Receive untagged packet and forward to Un-tag port.
- Received packet will forward to destination port without modification.
 - (2). Receive tagged packet and forward to Un-tag port.

The DM8806 will remove the tag from the packet and recalculate CRC before sending it out.

(3). Receive untagged packet and forward to Tag port.

The DM8806 will insert the PVID tag when an untagged packet enters the port, and recalculate CRC before delivering it.

(4). Receive tagged packet and forward to Tag port.

Received packet will forward to destination port without modification.







7.1.14 Special Tag


The Special Tag function provided by the DM8806 is used to exchange control and status information between Switch and CPU within frame. An extra 4-bytes tag is added into frame to carry different content according to direction of special tag frame. Received special tag (CPU \rightarrow Switch) specifies the desired port mapping of packet sent by CPU and some configurations about frame handle rules. Transmitted special tag (Switch \rightarrow CPU) indicates the source port number of incoming frame.

The following figure shows special tag frame format. In left 2 bytes of special tag field, there is an identifier called Special Tag Ether-Type that can use to recognize special tag frame. The value of this field can be set by REG 23DH.

Frame without VLAN Tag

DMAC SMAC	Special Tag	Type / Length	DATA	CRC	
-----------	----------------	------------------	------	-----	--

Frame with VLAN Tag



The detail information carried by received special tag is described as below. Through received special tag, CPU can tell switch the handle rule per frame over the internal setting. This feature can be enabled through REG 213H bit 6.



Received Special Tag(CPU → Switch) 4-byte Format:

	1	
Byte 0/1	[15:0]	Special Tag Ether-Type (Default: 0x8086)
Byte 2	[7]	Reserved
Byte 2	[6]	ST_PMAP_en, ST_PMAP Enable
Byte 2	[5:0]	ST_PMAP, Force to assign forwarding port map
Byte 3	[7]	Reserved
Byte 3	[6]	ST_CVLAN, Cross VLAN
		0: This frame obeys VLAN boundary.
		1: This frame can cross VLAN boundary.
Byte 3	[5]	ST_LRN_DIS, Disable learning
		0: This frame will be learned
		1: This frame will not be learned
Byte 3	[4]	ST_PRI_EN, ST_PRI Enable
Byte 3	[3:2]	ST_PRI, Priority Queue Number (0~3)
		00: Queue 0
		01: Queue 1
		10: Queue 2
		11: Queue 3
Byte 3	[1:0]	ST_TAG
		00: Unmodified
		01: Always Tagged
		10: Always Untagged
		11: Reserved

Beside, transmitted special tag is used to indicate source port number. CPU can use this message to judge the incoming port number of the frame. REG 213H bit 7 can enable this feature by setting to 1.

Transmitted Special Tag (Switch → CPU) 4-byte Format:

	Transmitted opecial rag (owiter 7 or 0) + byte romat.				
	Byte 0/1	[15:0]	Special Tag Ether-Type (Default: 0x8086)		
A	Byte 2	[7:3]	Reserved		
	Byte 2	[2:0]	ST_SPORT, Source Port Number (0~5)		
	Byte 3	[7:0]	Reserved		





7.1.15 Priority Support

The DM8806 supports Quality of Service (QoS) mechanism for multimedia communication such as VoIP and video conferencing. The DM8806 provides three priority classifications: Port-based, 802.1p-based and DiffServ-based priority. See next section for more detail. The DM8806 offers four level queues for transmit on per-port based.

The DM8806 provides two packet scheduling algorithms: Weighted Fair Queuing and Strict Priority Queuing. Weighted Fair Queuing (WFQ) based on their priority and queue weight. Queues with larger weights get more service than smaller. This mechanism can get highly efficient bandwidth and smooth the traffic. Strict Priority Queuing (SPQ) based on priority only. The Packet on the highest priority queue is transmitted first. The next highest-priority queue is work until last queue empties, and so on. This feature can be set in bit 5 of per port register 17H.

◆ Port-Based Priority

Port based priority is the simplest scheme and as default. Each port has a 2-bit priority value as index for splitting ingress packets to the corresponding transmit queue. This value can be set in bit 1~0 of per port register 17H.

♦ 802.1p-Based Priority

The DM8806 extracts 3-bit priority field from received packet with 802.1p VLAN tag, and maps this field against VLAN Priority Map Registers 217H to determine which transmit queue is designated. The VLAN Priority Map is programmable.

♦ DiffServ-Based Priority

DiffServ based priority uses the most significant 6-bit of the ToS field in standard IPv4 header, and maps this field against ToS Priority Map Registers (218H~21FH) to determine which transmit queue is designated. The ToS Priority Map is programmable too. In addition, User can only refer to most significant 3-bit of the ToS field optionally, see bit 7 of register 23EH.

7.1.16 Address Table Accessing

◆ Type of Address Table

There are three types of address table in the DM8806. The description is represented below:

(1). Unicast Address Table

This table is used for destination MAC address lookup and source MAC address learning. The table can have up to 2048 entries. If the table is full, the latest one will kick out the eldest one. The programming method can refer to next section.

(2). Multicast Address Table

The table that stores multicast addresses shares with unicast address table and can be maintained by host CPU for custom filtering and forwarding multicast packets. If the table is full, the latest one will kick out the eldest one. All of entries in multicast address table are static one. In addition to host CPU, multicast address table can be manipulated by internal switch engine, if hardware-based IGMP Snooping function is enabled.

(3). IGMP Membership Table

This table is used to establish IPv4 multicast forwarding rule under IGMP protocol if hardware-based IGMP Snooping function is enabled. It is automatic maintained by internal engine according to snooping IGMP control packets, and can only support to read out by the host CPU. The maximum of entries of table is 32. If the table is full, never join anymore.



Access Rules of Address Table

In DM8806, unicast and multicast address table support "Write", "Delete", "Search", "Read" and "Clear" commands. However, for IGMP membership table, there are only three different type commands such as "Write", "Delete" and "Read". The DM8806 procedure and flow chart of Entry Access is described as following:

- Entry Write
- (1). Check the busy bit of Address Table Control & Status Register (Reg2B0H.15) to seek the availability of access engine. Waiting until engine is available and to keep on following.
- (2). Write the MAC address to the Address Table Data 1~3 Registers (Reg2B2H~2B4H).
- (3). Write the Port Number or Port Map to Address Table Data 0 Register (Reg2B1.[2:0]).
- (4). If need, write the entry's attribute such as static to Address Table Data 4 Register (Reg2B5H.0).
- (5). Write the "WRITE" command and assign the target table to Address Table Control & Status Register (Reg2B0H.[4:0]) to start the operation.
- (6). Check the busy bit again, wait for available.
- (7). Read the command status from Address Table Control & Status Register (Reg2B0H.[14:13])

Entry Delete

- (1). Check the busy bit of Address Table Control & Status Register (Reg2B0H.15) to seek the availability of access engine. Waiting until engine is available and to keep on following.
- (2). Write the MAC address to the Address Table Data 1~3 Registers (Reg2B2H~2B4H).
- (3). Write the "DELETE" command and assign the target table to Address Table Control & Status Register (Reg2B0H.[4:0]) to start the operation
- (4). Check the busy bit again, wait for available.
- (5). Read the command status from Address Table Control & Status Register (Reg2B0H.[14:13]).

Entry Search

- (1). Check the busy bit of Address Table Control & Status Register (Reg2B0H.15) to seek the availability of access engine. Waiting until engine is available and to keep on following.
- (2). Write the MAC address to the Address Table Data 1~3 Registers (Reg2B2H~2B4H).
- (3). Write the "SEARCH" command and assign the target table to Address Table Control & Status Register (Reg2B0H.[4:0]) to start the operation.
- (4). Check the busy bit again, wait for available.
- (5). Read the command status from Address Table Control & Status Register (Reg2B0H.[14:13]).
- (6). Read the Port Number or Port Map to Address Table Data 0 Register (Reg2B1.[2:0]).
- (7). If need, read the entry sequence (the sequence number of entry in address table) from Address Table Data 1 Register (Reg2B2H).
- (8). If need, read the entry's attributes that include static (unicast address table only) and IGMP Entry (multicast address table only) from Address Table Data 4 Register (Reg2B5H.0 for static and Reg2B5h.12 for IGMP Entry).






- Entry Read
- (1). Check the busy bit of Address Table Control & Status Register (Reg2B0H.15) to seek the availability of access engine. Waiting until engine is available and to keep on following.
- (2). Write the entry sequence to the Address Table Data 1 Register (Reg2B2H).
- (3). Write the "READ" command and assign the target table to Address Table Control & Status Register (Reg2B0H.[4:0]) to start the operation.
- (4). Check the busy bit again, wait for available.
- (5). Read the command status from Address Table Control & Status Register (Reg2B0H.[14:13]).
- (6). Read the Port Number or Port Map to Address Table Data 0 Register (Reg2B1.[2:0]).
- (7). If target is unicast or multicast address table, read the entry's MAC address from Address Table Data 1~3 Register (Reg2B2H~2B4H). If target is IGMP membership table, read the real memory address from Address Table Data 1 Register (Reg2B2H.[10:0]).
- (8). If target is unicast address table, read the entry's attributes such as static from Address Table Data 4 Register (Reg2B5H.0). For multicast address table, IGMP Entry can be read from Address Table Data 4 Register (Reg2B5H.[12]). For IGMP membership table, IGMP valid signal and per-port aged timer can be read from Address Table Data 2~3 Register (Reg2B3H.[2:0], Reg2B4H.[5:0]).
- Entry Clear
- (1). Check the busy bit of Address Table Control & Status Register (Reg2B0H.15) to seek the availability of access engine. Waiting until engine is available and to keep on following.
- (2). Write the "Clear" command and assign the target table to Address Table Control & Status Register (Reg2B0H.[4:0]) to start the operation.
- (3). Wait at least 4.5ms for clear procedure is done.
- (4). Check the busy bit again, wait for available.



DM8806/DM8806I











Entry Delete



Entry Search







7.1.17 IGMP Snooping

The Internet Group Management Protocol (IGMP) is a communications protocol used to manage the membership of Internet Protocol multicast groups. IGMP is used by IP hosts and adjacent multicast routers to establish multicast group memberships. There are three versions of IGMP, as defined by "Request for Comments" (RFC) documents of the Internet Engineering Task Force (IETF). IGMP v1 is defined by RFC 1112, IGMP v2 is defined by RFC 2236 and IGMP v3 is defined by RFC 3376.

IGMP snooping is a feature that allows the switch to "listen in" on the IGMP protocol conversation between hosts and routers. The IGMP snooping switch hears an IGMP report from a host with a given multicast group address. It adds the host's port number to the multicast list for that group, and when the switch hears an IGMP Leave, it removes the host's port from the table entry. Finally, switch will only forward multicast traffic to the hosts interested in that traffic. Therefore, this function can effectively reduce multicast traffic.

♦ Hardware-Based IGMP Snooping

The DM8806 supports IGMP v1/v2 snooping and the maximal group is 32 without any software effort in this mode. The DM8806 automatically manipulates and updates IGMP membership table and Multicast table according to IGMP control packets, such as membership report and leave.

If IGMP membership table is full, the later incoming IGMP Membership Report (Join) packet will be ignored and the group address won't be registered into multicast address table. After that, the unregistered IP multicast packets (the destination MAC address can not be found in the multicast address table) will be treated as normal multicast packets by default. The additional forwarding control method can see the register Reg29BH.[3:2].

The DM8806 supports router ports auto-detect and auto-aging mechanism. The port which receives IGMP Query packets will be treated as router port by default. The router port also can be define as static one by user (see Reg29BH.7) and the port map of the router port can be programmed at Reg29BH.[10:8]. Keep in mind that the CPU port is never treated as router port. The DM8806 leaves the router port if the time (Router Present Timeout, 400sec by default) is expired that the port never receives IGMP Query during this period. If receiving V1REPORT or V2REPORT (group join), DM8806 creates new or updates the entry. If receiving LEAVE, DM8806 deletes the entry directly when Fast Leave is enabled, or waiting until timeout. DM8806 removes the entry that was never updated after the timer of host timeout (Group Membership Interval) is expired. This timer is programmable in DM8806 and defined by RFC 2236 as ((the Robustness Variable) times (the Query Interval)) plus (one Query Response Interval). The setting of the Robustness Variable and the Query Interval can see Reg29CH.

7.1.18 IPv6 MLD Snooping


The DM8806 forwards the IPv6 Multicast Listener Discovery (MLD) packets to the processor port when MLD Snooping is enabled and the MLD packets meet following scenario:

- (1). IPv6 Multicast packets.
- (2). The Hop Limit in IPv6 header is 1.
- (3). The Next Header in IPv6 header is 0x3A (ICMPv6) or 0x00 (and next header of hop-by-hop option header is 0x3A).
- (4). The Type in ICMP header is 0x82 (Multicast Listener Query), 0x83 (Multicast Listener Report) or 0x84 (Multicast Listener Done).



7.1.19 STP / RSTP Support

DM8806 supports both Spanning Tree Protocol(STP) and Rapid Spanning Tree Protocol(RSTP). There are five types of STP Port State (Disabled, Blocking, Listening, Learning and Forwarding state) and three types of RSTP Port State (Discarding, Learning and Forwarding) for these two protocols. The following figure is the port state diagram of STP.



But in RSTP, there are only three port states. The port states comparison between STP and RSTP are listed as below.

STP Port State	RSTP Port State
Disabled	Discarding
Blocking	Discarding
Listening	Discarding
Learning	Learning
Forwarding	Forwarding

For compatibility and design consideration, this function needs the cooperation with external CPU. Moreover, the behavior of Disabled/Blocking/Listening states in STP must be equal to the behavior of Discarding state in RSTP in DM8806. The difference between STP and RSTP should be implemented by CPU. The following statement describes the STP/RSTP port state behavior and software action in DM8806.



◆ Disable State:

- (1). Drop all packets including BPDUs
- → Implemented by transmitting BPDUs to CPU and CPU drops BPDUs.
 - (2). Learning is disabled.
 - (3). Does not transmit BPDUs received from CPU
- → Implemented by CPU does not send BPDUs to this port

♦ Blocking State:

- (1). Drop all packets except BPDUs and transmit received BPDUs to CPU.
- (2). Learning is disabled.
- (3). Does not transmit BPDUs received from CPU

♦ Listening State:

- (1). Drop all packets except BPDUs and tranmit received BPDUs to CPU
- (2). Learning is disabled.
- (3). Forward BPDUs received from CPU
- → Implemented by CPU uses special tag function to send BPDUs to decided port

♦ Learning State:

- (1). Drop all packets except BPDUs and transmit received BPDUs to CPU
- (2). Learning is enabled
- (3). Forward BPDUs received from CPU

♦ Forwarding State:

- (1). Forward all packets
- (2). Learning is enabled
- (3). Forward BPDUs received from CPU

Base on the behavior of different states described above, DM8806 has a port states setting for both STP and RSTP in per-port register 19h, . The register setting is :


00: Forwarding

01: Disabled / Discarding

10: Learning

11: Blocking / Listening

The following flow diagram shows how to configure STP/RSTP function.



STP/RSTP Setting





7.1.20 Port Trunking Description

The DM8806/DM8806l supports one group trunk port which includes four 10/100Mbp ports. User can configure two or more ports as trunking group between Port0 and Port3. For setting details, please refer to bit 11~8 of REG 212h. The DM8806/DM8806l trunk function support load balancing and fault auto recovery, the next paragraph is detail description.

First, when balancing traffic, network administrators often wish to avoid reordering Ethernet frames. The load balancing behavior is achieved by DA and SA L2 hash algorithm to ensure that the same flow is always sent via the same physical link. Second, port failure recovery function on trunking can change the path from the unlinked port to other in trunk group automatically and recover the path if the port is re-linked.



7.2 Internal PHY Functions

7.2.1 100Base-TX Operation

The transmitter section contains the following functional blocks:

- 4B5B Encoder
- Scrambler
- Parallel to Serial Converter
- NRZ to NRZI Converter
- NRZI to MLT-3
- MLT-3 Driver

◆ 4B5B Encoder

The 4B5B encoder converts 4-bit (4B) nibble data generated by the MAC Reconciliation Layer into a 5-bit (5B) code group for transmission, see reference Table 1. This conversion is required for control and packet data to be combined in code groups. The 4B5B encoder substitutes the first 8 bits of the MAC preamble with a J/K code-group pair (11000 10001) upon transmit. The 4B5B encoder continues to replace subsequent 4B preamble and data nibbles with corresponding 5B code-groups. At the end of the transmit packet, upon the deassertion of the Transmit Enable signal from the MAC Reconciliation layer, the 4B5B encoder injects the T/R code-group pair (01101 00111) indicating the end of frame. After the T/R code-group pair, the 4B5B encoder continuously injects IDLEs into the transmit data stream until Transmit Enable is asserted and the next transmit packet is detected.

Scrambler

The scrambler is required to control the radiated emissions (EMI) by spreading the transmit energy across the frequency spectrum at the media connector and on the twisted pair cable in 100Base-TX operation.

By scrambling the data, the total energy presented to the cable is randomly distributed over a wide frequency range. Without the scrambler, energy levels on the cable could peak beyond FCC limitations at frequencies related to the repeated 5B sequences, like the continuous transmission of IDLE symbols. The scrambler output is combined with the NRZ 5B data from the code-group encoder via an XOR logic function. The result is a scrambled data stream with sufficient randomization to decrease radiated emissions at critical frequencies.

Parallel to Serial Converter

The Parallel to Serial Converter receives parallel 5B scrambled data from the scrambler, and serializes it (converts it from a parallel to a serial data stream). The serialized data stream is then presented to the NRZ to NRZI encoder block

NRZ to NRZI Encoder

After the transmit data stream has been scrambled and serialized, the data must be NRZI encoded for compatibility with the TP-PMD standard, for 100Base -TX transmission over Category-5 unshielded twisted pair cable.







MLT-3 Converter

The MLT-3 conversion is accomplished by converting the data stream output, from the NRZI encoder into two binary data streams, with alternately phased logic one event.

♦ MLT-3 Driver

The two binary data streams created at the MLT-3 converter are fed to the twisted pair output driver, which converts these streams to current sources and alternately drives either side of the transmit transformer's primary winding, resulting in a minimal current MLT-3 signal.



♦ 4B5B Code Group

Symbol	Meaning	4B code 3210	5B Code 43210
0	Data 0	0000	11110
1	Data 1	0001	01001
2	Data 2	0010	10100
3	Data 3	0011	10101
4	Data 4	0100	01010
5	Data 5	0101	01011
6	Data 6	0110	01110
7	Data 7	0111	01111
8	Data 8	1000	10010
9	Data 9	1001	10011
Α	Data A	1010	10110
В	Data B	1011	10111
С	Data C	1100	11010
D	Data D	1101	11011
Ш	Data E	1110	11100
F	Data F	1111	11101
- 1	ldle	undefined	11111
J	SFD (1)	0101	11000
K	SFD (2)	0101	10001
T	ESD (1)	undefined	01101
R	ESD (2)	undefined	00111
Н	Error	undefined	00100
V	Invalid	undefined	00000
V	Invalid	undefined	00001
V	Invalid	undefined	00010
V	Invalid	undefined	00011
V	Invalid	undefined	00101
V	Invalid	undefined	00110
V	Invalid	undefined	01000
V	Invalid	undefined	01100
V	Invalid	undefined	10000
V	Invalid	undefined	11001

Table 1





7.2.2 100Base-TX Receiver

The 100Base-TX receiver contains several function blocks that convert the scrambled 125Mb/s serial data to synchronous 4-bit nibble data.

The receive section contains the following functional blocks:

- Signal Detect
- Digital Adaptive Equalization
- MLT-3 to Binary Decoder
- Clock Recovery Module
- NRZI to NRZ Decoder
- Serial to Parallel
- Descrambler
- Code Group Alignment
- 4B5B Decoder

♦ Signal Detect

The signal detect function meets the specifications mandated by the ANSI XT12 TP-PMD 100Base-TX standards for both voltage thresholds and timing parameters.

♦ Adaptive Equalization

When transmitting data over copper twisted pair cable at high speed, attenuation based on frequency becomes a concern. In high speed twisted pair signaling, the frequency content of the transmitted signal can vary greatly during normal operation based on the randomness of the scrambled data stream. This variation in signal attenuation, caused by frequency variations, must be compensated for to ensure the integrity of the received data. In order to ensure quality transmission when employing MLT-3 encoding, the compensation must be able to adapt to various cable lengths and cable types depending on the installed environment. The selection of long cable lengths for a given implementation requires significant compensation, which will be over-killed in a situation that includes shorter, less attenuating cable lengths. Conversely, the selection of short or intermediate cable lengths requiring less compensation will cause serious under-compensation for longer length cables. Therefore, the compensation or equalization must be adaptive to ensure proper conditioning of the received signal independent of the cable length.

♦ MLT-3 to NRZI Decoder

The DM8806 decodes the MLT-3 information from the Digital Adaptive Equalizer into NRZI data.

♦ Clock Recovery Module

The Clock Recovery Module accepts NRZI data from the MLT-3 to NRZI decoder. The Clock Recovery Module locks onto the data stream and extracts the 125MHz reference clock. The extracted and synchronized clock and data are presented to the NRZI to NRZ decoder.





NRZI to NRZ

The transmit data stream is required to be NRZI encoded for compatibility with the TP-PMD standard for 100Base-TX transmission over Category-5 unshielded twisted pair cable. This conversion process must be reversed on the receive end. The NRZI to NRZ decoder, receives the NRZI data stream from the Clock Recovery Module and converts it to a NRZ data stream to be presented to the Serial to Parallel conversion block.

Serial to Parallel

The Serial to Parallel Converter receives a serial data stream from the NRZI to NRZ converter. It converts the data stream to parallel data to be presented to the descrambler.

♦ Descrambler

Because of the scrambling process requires to control the radiated emissions of transmit data streams, the receiver must descramble the receive data streams. The descrambler receives scrambled parallel data streams from the Serial to Parallel converter, and it descrambles the data streams, and presents the data streams to the Code Group alignment block.

♦ Code Group Alignment

The Code Group Alignment block receives un-aligned 5B data from the descrambler and converts it into 5B code group data. Code Group Alignment occurs after the J/K is detected, and subsequent data is aligned on a fixed boundary.

◆ 4B5B Decoder

The 4B5B Decoder functions as a look-up table that translates incoming 5B code groups into 4B (Nibble) data. When receiving a frame, the first 2 5-bit code groups receive the start-of-frame delimiter (J/K symbols). The J/K symbol pair is stripped and two nibbles of preamble pattern are substituted. The last two code groups are the end-of-frame delimiter (T/R Symbols).

The T/R symbol pair is also stripped from the nibble, presented to the Reconciliation layer.

7.2.3 10Base-T Operation

The 10Base-T transceiver is IEEE 802.3u compliant. When the DM8806 is operating in 10Base-T mode, the coding scheme is Manchester. Data processed for transmit is presented in nibble format, converted to a serial bit stream, then the Manchester encoded. When receiving, the bit stream, encoded by the Manchester, is decoded and converted into nibble format.

7.2.4 Collision Detection

For half-duplex operation, a collision is detected when the transmit and receive channels are active simultaneously. Collision detection is disabled in full duplex operation.







7.2.5 Carrier Sense

Carrier Sense (CRS) is asserted in half-duplex operation during transmission or reception of data. During full-duplex mode, CRS is asserted only when receiving operations.

7.2.6 Auto-Negotiation

The objective of Auto-negotiation is to provide a means to exchange information between linked devices and to automatically configure both devices to take maximum advantage of their abilities. It is important to note that Auto-negotiation does not test the characteristics of the linked segment. The Auto-Negotiation function provides a means for a device to advertise supported modes of operation to a remote link partner, acknowledge the receipt and understanding of common modes of operation, and to reject un-shared modes of operation. This allows devices on both ends of a segment to establish a link at the best common mode of operation. If more than one common mode exists between the two devices, a mechanism is provided to allow the devices to resolve to a single mode of operation using a predetermined priority resolution function. Auto-negotiation also provides a parallel detection function for devices that do not support the Auto-negotiation feature. During Parallel detection there is no exchange of information of configuration. Instead, the receive signal is examined. If it is discovered that the signal matches a technology, which the receiving device supports, a connection will be automatically established using that technology. This allows devices not to support Auto-negotiation but support a common mode of operation to establish a link.

7.2.7 Auto-MDIX Functional Description


The DM8806 supports the automatic detect cable connection type, MDI/MDIX (straight through/cross over) for internal port 0 ~ 4 PHY. A manual configuration by register bit for MDI or MDIX is still accepted. When set to automatic, the polarity of MDI/MDIX controlled timing is generated by a 16-bits LFSR. The switching cycle time is located from 200ms to 420ms. The polarity control is always switch until detect received signal. After selected MDI or MDIX, this feature is able to detect the required cable connection type.(straight through or crossed over) and make correction automatically.

RX + /- from DM8806	A		RX+/- to RJ45
TX + /- from DM8806			TX+/- to RJ45
MDI :			



7.2.8 Link Fault Pass-through and Far End Fault Functional Description


The DM8806/DM8806l pairs Port 0 and Port 1 for media converter application and supports Link Fault Pass-through (LFP) and Far End Fault (FEF) troubleshooting features. The LFP allows the DM8806/DM8806l to monitor both the fiber and TP ports for loss of signal. In case of a loss of RX signal on one media port, the DM8806/DM8806l will automatically disable the TX signal to the other media port, thus passing through the link fault. FEF enables the DM8806/DM8806l to stop sending link pulse to the link partner once a loss of the fiber RX signal is encountered. Then the link partner will synchronously stop sending data. FEF prevents loss of valuable data transmitted over invalid link. Combining those two functions of DM8806/DM8806l, both end devices can be notified of a loss of fiber link




- a. Converter B loss Fiber RX Link
- b. Converter B disables TX TP via LFP to alert FEF Node B link loss
- c. Converter B sends FEF signal back pin TX fiber to alert converter A of link loss
- d. Converter A disables TX TP via LFP to alert near end Node A link loss




7.3 Host SMI Interface



Host SMI - Read Frame Structure



Host SMI - Write Frame Structure



The internal registers of DM8806 can be accessed by Host Serial Management Interface (SMI). The application of SMI illustrated as below.

The Host SMI consists of two pins, one is SMI_CK and another is SMI_DIO. User can access DM8806's EEPROM, PHY registers, MIB counters and Configuration registers through Host SMI. The format is following. 32 bit "1" preamble field, "01" <SFD> field, <OpCode> field ("10" for read, ""01" for write), the <Register Address> field of the frame is mapped to address of control and status register set of DM8806, and the 16-bit <Data> field for read/writ data.

DM8806/DM8806I



6-Port 10/100Mb Fast Ethernet Smart Switch

7.3.1 **Host SMI Bus Error Check Function**

To prevent the host SMI bus to be interfered by noise on board-level. This function is used to check the command validity to suppress the mistaken command. In write procedure, the written value in register will be applied until the correct checksum is written (error proofing) and user can read status for validation (error detecting). In read procedure, user can compare hardware calculated checksum with software calculated one to validate the result.

For example:

Write Procedure

- (1). Set register 33AH.[0] = 1 to enable SMI Bus Error Check function
- (2). Write data to DM8806's register (general write command)
- (3). CPU calculate checksum (CSUM[7:0]) and write it to register 339H.[7:0]
- (4). Check function status in register 339H.[8]

Read Procedure

- (1). Set register 33AH.[0] = 1 to enable SMI Bus Error Check function
- (2). Read data from DM8806's register (general read command)
- (3). Read hardware calculated checksum from register 339H.[7:0] and compare it with CPU calculated one (CSUM[7:0])

Checksum calculate formula:

CSUM[0]	=	D[0]	٨	D[8]	٨	R[0]	^	R[8]
CSUM[1]	=	D[1]	٨	D[9]	۸	R[1]	٨	R[9]
CSUM[2]	=	D[2]	٨	D[10]	٨	R[2]	٨	OP[0]
CSUM[3]	=	D[3]	٨	D[11]	٨	R[3]	٨	OP[1]
CSUM[4]	=	D[4]	۸	D[12]	٨	R[4]		
CSUM[5]	=	D[5]	۸	D[13]	۸	R[5]		
CSUM[6]		D[6]	٨	D[14]	٨	R[6]		
CSUM[7]	=	D[7]	٨	D[15]	٨	R[7]		

Note:

D[15:0] <Data> field of SMI frame

R[9:0] <Register Address> field of SMI frame

OP[1:0] <Op Code> field of SMI frame



7.4 LED Mode Control

LED mode	
Bit [1:0] of register 317H	"00": LED mode 0
	"01": LED mode 1, dual color mode
	"10": LED mode 2
	"11": LED mode 3 (default)

	LED mode 0			
P0~4_LNK_LED	100M link + Activity			
	OFF: 100M link fail			
	ON: 100M link ok and no TX/RX activity			
	BLINK: 100M link ok and TX/RX activity			
P0~4_SPD_LED	Collision			
	OFF: no collision			
	BLINK: collision			
P0~4_FDX_LED	10M link + Activity			
	OFF: 10M link fail			
	ON: 10M link ok and no TX/RX activity			
	BLINK: 10M link ok and TX/RX activity	V V		

	LED Is 4 /D.			
LED mode 1 (Dual color mode)				
P0~4_LNK_LED	Application circuit:			
P0~4_SPD_LED				
	4			
	LNK_LED			
	10	0M link/act	10M link/act	
			10112 111112 400	
	SPD_LED —			
		LNK_LED	SPD_LED	
		_	_	
	link off	HI	HI	
	100M link	HI	LO	
	100M link / activity	BLINK	LO	
	10M link	LO	HI	
	The state of the s			
	10M link / activity	LO	BLINK	
	_			
P0~4_FDX_LED	Full / half duplex mode			
	OFF: half-duplex			
	ON: full-duplex			
	BLINK: half-duplex and collision			
	DEITYR. Hall-duplex and colls	SIUI I		





	LED mode 2	
P0~4_LNK_LED	100M link + Activity	
	OFF: 100M link fail	
	ON: 100M link ok and no TX/RX activity	
	BLINK: 100M link ok and TX/RX activity	
P0~4_SPD_LED	Full / half duplex mode	
	OFF: half-duplex	<u> </u>
	ON: full-duplex	
	BLINK: half-duplex and collision	
P0~4_FDX_LED	10M link + Activity	
	OFF: 10M link fail	
	ON: 10M link ok and no TX/RX activity	
	BLINK: 10M link ok and TX/RX activity	


	LED mode 3 (Default)
P0~4_LNK_LED	link + Activity
	OFF: link fail
	ON,: link ok and no TX/RX activity
	BLINK: link ok and TX/RX activity
P0~4_SPD_LED	Speed
	OFF: 10M mode or link OFF
	ON: 100M mode link
P0~4_FDX_LED	Full / half duplex mode
	OFF: half-duplex
	ON: full-duplex
	BLINK: half-duplex and collision

Where OFF means in floating state
ON means in ground state if LED is low active, or in high voltage state if LED is high active
BLINK means in toggle state with ON 20ms and OFF 80ms

HI means in high voltage state

LO means in ground state







8. DC and AC Electrical Characteristics

8.1 Absolute Maximum Ratings

Symbol	Parameter	Min.	Max.	Unit	Conditions		
DVDD33	3.3V Supply Voltage	3.135	3.6	V			
DVDD18	1.8V core power supply	1.71	1.95	V			
AVDD33	Analog power supply 3.3V	3.135	3.6	V			
AVDD18	Analog power supply 1.8V	1.71	1.95	V	A		
V_{IN}	DC Input Voltage (VIN)	3.135	3.6	V	A		
T_{STG}	Storage Temperature range	-65	+150	°C			
T _A	Ambient Temperature	0	+70	°C	DM8806		
T _A	Ambient Temperature	-40	+85	°C	DM8806I		
L _T	Lead Temperature (TL, soldering, 10 sec.).	-	+245	°C	Lead-free Device		

8.2 Operating Conditions

				W. Telling	1	
Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions
DVDD33	3.3V Supply Voltage	3.135	3.30	3.465	V	
DVDD18	1.8V core power supply	1.71	1.80	1.89	V	
AVDD33	Analog power supply 3.3V	3.135	3.30	3.465	V	
AVDD18	Analog power supply 1.8V	1.71	1.80	1.89	V	
P_{D}	5 ports 100BASE-TX	-	471	-	mA	1.8V only
(Power			243	-	mA	3.3V only
Dissipation)	5 ports10BASE-TX	4	549		mA	1.8V only
			66		mA	3.3V only

Preliminary Doc No: DM8806/DM8806I-14-3-DS-P02 January 9, 2013





8.3 DC Electrical Characteristics


Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions		
Inputs								
VIL	Input Low Voltage	-	-	0.8	V	Vcond1		
VIH	Input High Voltage	2.0	-	-	V	Vcond1		
IIL	Input Low Leakage Current	-1	-	-	uA	VIN = 0.0V, Vcond1		
IIH	Input High Leakage Current	-	-	1	uA	VIN = 3.3V, Vcond1		
Outputs						4		
VOL	Output Low Voltage	-	-	0.4	V	IOL = 4mA		
VOH	Output High Voltage	2.4	-	-	V	IOH = -4mA		
Receiver								
VICM	RX+/RX- Common Mode Input	-	1.8	-	V	100 Ω Termination		
	Voltage					Across		
Transmit	ter							
VTD100	100TX+/- Differential Output Voltage	1.9	2.0	2.1	V	Peak to Peak		
VTD10	10TX+/- Differential Output Voltage	4.4	5	5.6	V	Peak to Peak		
ITD100	100TX+/- Differential Output Current	19	20	21	mA	Absolute Value		
ITD10	10TX+/- Differential Output Current	44	50	56	mA	Absolute Value		

Note: Vcond1 = DVDD33 = 3.3V, DVDD18 = 1.8V, AVDD33 = 3.3V, AVDD18 = 1.8V.

Preliminary Doc No: DM8806/DM8806I-14-3-DS-P02 January 9, 2013 146


8.4 AC Characteristics

8.4.1 Power On Reset Timing



Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
T1	X1 Period	39.995	40	40.005	ns	-
T2	X1 High Time	18	-	22	ns	-
Т3	X1 Low Time	18	-	22	ns	
T4	Reset Low Duration	1	-	-	ms	
T5	Power On Reset Duration	10	-	-	ms	
T6	Strap Valid Setup to PWRST# Rising	100	-	-	ns	
T7	Strap Valid Hold from PWRST# Rising	200	-	-	ns	
Т8	PWRST# high to EECS high	-	5	-	us	
Т9	EEPROM Load Duration	-	-	21	ms	

8.4.2 MAC MII/RevMII Interface Transmit Timing




Symbol	Parameter	Min.	Тур.	Max.	Unit
Т4	100M MII Transmit Clock Period	-	40	-	ns
T1	10M MII Transmit Clock Period		400	-	ns
T2	TXE, TXD3~0 Output Delay to TXC Rising	4	8	12	ns

Note: TXC stand for pin P4M_TXC in port 4 and pin P5_TXC in port 5 TXE stand for pin P4M_TXE in port 4 and pin P5_TXE in port 5

TXD_3~0 stand for pin P4M_TXD3~0 in port 4 and pin P5_TXD3~0 in port 5


MAC MII/RevMII Interface Receive Timing 8.4.3



Symbol	Parameter	Min.	Тур.	Max.	Unit
T1	100M MII Receive Clock Period	-	40	-	ns
	10M MII Receive Clock Period	-	400	-	ns
T2	RXDV, RXD3~0 Setup Time to RXC	5	-	-	ns
T3	RXDV, RXD3~0 Hold Time to RXC	5	-	-	ns

Note: RXC stand for pin P4M_RXC in port 4 and pin P5_RXC in port 5 RXDV stand for pin P4M RXDV in port 4 and pin P5 RXDV in port 5 RXD 3~0 stand for pin P4M RXD3~0 in port 4 and pin P5 RXD3~0 in port 5


8.4.4 **PHY MII Interface Transmit Timing**



Symbol	Parameter	Min.	Тур.	Max.	Unit
Т1	100M MII Receive Clock Period	_	40		ns
''	10M MII Receive Clock Period		400	-	ns
T2	RXDV, RXD3~0 Output Delay to RXC Rising	4	8	12	ns

Note: RXC stand for pin P4P_RXC in port 4 RXDV stand for pin P4P_RXDV in port 4 RXD_3~0 stand for pin P4P_RXD3~0 in port 4

PHY MII Interface Receive Timing 8.4.5




Symbol	Parameter	Min.	Тур.	Max.	Unit
T1	100M MII Transmit Clock Period	-	40	-	ns
11	10M MII Transmit Clock Period	-	400	-	ns
T2	TXE, TXD3~0 to TXC Setup Time	5	-	-	ns
Т3	TXE, TXD3~0 to TXC Hold Time	5	-	-	ns

Note: TXC stand for pin P4P TXC in port 4 TXE stand for pin P4P_TXE in port 4

TXD_3~0 stand for pin P4P_TXD3~0 in port 4

DM8806/DM8806I

8.4.6 MAC RMII Interface Transmit Timing




Symbol	Parameter	Min.	Тур.	Max.	Unit
T1	RMII REFCLK_I Period	1	20	-	ns
T2	TXE, TXD1~0 Output Delay to REFCLK_I Rising	4	8	12	ns

Note: REFCLK_I stand for pin P4M_ REFCLK_I in port 4 and pin P5_ REFCLK_I in port 5 TXE stand for pin P4M_TXE in port 4 and pin P5_TXE in port 5

TXD_1~0 stand for pin P4M_TXD1~0 in port 4 and pin P5_TXD1~0 in port 5

8.4.7 MAC RMII Interface Receive Timing




Symbol	Parameter	Min.	Тур.	Max.	Unit
T ₁	RMII REFCLK_I Period	-	20	-	ns
T2	CRSDV, RXD1~0 Setup Time to REFCLK_I	4	-	-	ns
T3	CRSDV, RXD1~0 Hold Time to REFCLK_I	2	-	-	ns

Note: REFCLK_I stand for pin P4M_ REFCLK_I in port 4 and pin P5_ REFCLK_I in port 5 CRSDV stand for pin P4M_CRSDV in port 4 and pin P5_CRSDV in port 5 RXD_1~0 stand for pin P4M_RXD1~0 in port 4 and pin P5_RXD1~0 in port 5

DM8806/DM8806I


8.4.8 PHY RMII Interface Transmit Timing



Symbol	Parameter	Min.	Тур.	Max.	Unit
T1	RMII REFCLK_I Period	-	20		ns
T2	CRSDV, RXD1~0 Output Delay to REFCLK_I Rising	4	8	12	ns

Note: REFCLK_I stand for pin P4P_ REFCLK_I in port 4 CRSDV stand for pin P4P_CRSDV in port 4 RXD_1~0 stand for pin P4P_RXD1~0 in port 4

8.4.9 PHY RMII Interface Receive Timing



Symbol	Parameter	Min.	Тур.	Max.	Unit
T1	RMII REFCLK_I Period	-	20	-	ns
T2	TXE, TXD1~0 Setup Time to REFCLK_I	4	-	-	ns
T3	TXE, TXD1~0 Hold Time to REFCLK_I	2	-	-	ns


Note: REFCLK_I stand for pin P4P_ REFCLK_I in port 4

TXE stand for pin P4P_TXE in port 4

TXD_1~0 stand for pin P4P_TXD1~0 in port 4




Host SMI Interface Timing 8.4.10



Symbol	Parameter	Min.	Тур.	Max.	Unit
T1	SMI_CK Period	80	-	-	ns
T2	SMI_DIO to SMI_CK Setup Time on Input State	10	-	-	ns
Т3	SMI_DIO to SMI_CK Hold Time on Input State	10		-	ns
T4	SMI_DIO to SMI_CK Rising Output Delay on Output	- Y	5	-	ns
	State				




PHY SMI Interface Timing 8.4.11



Symbol	Parameter	Min.	Тур.	Max.	Unit
T1	PHY_MDC Period	-	1920	-	ns
T2	PHY_MDIO to PHY_MDC Setup Time on Input State	40	-	-	ns
Т3	PHY_MDIO to PHY_MDC Hold Time on Input State	40		-	ns
T4	PHY_MDIO to PHY_MDC Rising Output Delay on		960	-	ns
	Output State				

EEPROM Timing 8.4.12



Symbol	Parameter	Min.	Тур.	Max.	Unit
T1	EECK Period		2560		ns
T2	EECS to EECK Rising Output Delay		2080	-	ns
Т3	EEDIO to EECK Rising Output Delay on Output State	-	2100	-	ns
T4	EEDIO to EECK Rising Setup Time on Input State	200		-	ns
T5	EEDIO to EECK Rising Hold Time on Input State	200	- //	•	ns




Application Information

Application of Reverse MII

RevMII MAC I/F

MII MAC I/F






9.2 Application of Reduce MII to PHY

RMII MAC I/F


RMII PHY I/F



9.3 Application of Reduce MII to MAC

RMII MAC I/F


RMII MAC I/F








10. Package Information

128 Pins QFP Package Outline Information:









	Symbol	Dim	ension in	mm	Dimension in inch			
	Symbol	Min	Nom	Max	Min	Nom	Max	
	Α	_		3.40	_	_	0.134	
	A ₁	0.25		_	0.010	_	_	
4	A_2	2.73	2.85	2.97	0.107	0.112	0.117	
P	В	0.17	0.22	0.27	0.007	0.009	0.011	
à.	С	0.09	-	0.20	0.004	1	0.008	
100	D	23.00	23.20	23.40	0.906	0.913	0.921	
	D_1	19.90	20.00	20.10	0.783	0.787	0.791	
	E	17.00	17.20	17.40	0.669	0.677	0.685	
	E ₁	13.90	14.00	14.10	0.547	0.551	0.555	
310	е	(0.50 BSC	,	0.020 BSC			
	L	0.73	0.88	1.03	0.029	0.035	0.041	
100	L ₁	1.60 BSC			0.063 BSC			
132	У	_	_	0.10	_	_	0.004	
	θ	0°	_	7°	0°	_	7°	

- 1. Dimension D₁ and E₁ do not include resin fin.
- 2. All dimensions are base on metric system.
- 3. General appearance spec should base on its final visual inspection spec.





11. Ordering Information

Part Number	Temperature Range	Package
DM8806FP	0°ℂ to 70°ℂ	128-Pin QFP (Pb-Free)
DM8806IFP	-40°C to +85°C	128-Pin QFP (Pb-Free)

Disclaimer

The information appearing in this publication is believed to be accurate. Integrated circuits sold by DAVICOM Semiconductor are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. DAVICOM makes no warranty, express, statutory, implied or by description regarding the information in publication or regarding the information in this publication or regarding the freedom of chip(s) from patent infringement. described FURTHER, DAVICOM MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. DAVICOM reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not

recommended without additional processing by DAVICOM for such applications. Please note that application circuits illustrated in this document are for reference purposes only.

DAVICOM's terms and conditions printed on the order acknowledgment govern all sales by DAVICOM. DAVICOM will not be bound by any terms inconsistent with these unless DAVICOM agrees otherwise in writing. Acceptance of the buyer's orders shall be based on these terms.

Company Overview

DAVICOM Semiconductor Inc. develops and manufactures integrated circuits for integration into data communication products. Our mission is to design and produce IC products that are the industry's best value for Data, Audio, Video, and Internet/Intranet applications. To achieve this goal, we have built an organization that is able to develop chipsets in response to the evolving technology requirements of our customers while still delivering products that meet their cost requirements.

Products

We offer only products that satisfy high performance requirements and which are compatible with major hardware and software standards. Our currently available and soon to be released products are based on our proprietary designs and deliver high quality, high performance chipsets that comply with modem communication standards and Ethernet networking standards.

Contact Windows

For additional information about DAVICOM products, contact the Sales department at:

Headquarters

Hsin-chu Office:

No.6 Li-Hsin Rd. VI,

Science-based Industrial Park,

Hsin-chu City, Taiwan, R.O.C.

TEL: +886-3-5798797 FAX: +886-3-5646929

MAIL: sales@davicom.com.tw
HTTP: http://www.davicom.com.tw

WARNING

Conditions beyond those listed for the absolute maximum may destroy or damage the products. In addition, conditions for sustained periods at near the limits of the operating ranges will stress and may temporarily (and permanently) affect and damage structure, performance and function.