



Level Translators/Buffers


DM88L12 TTL-MOS hex inverter/ interface gate

general description


The DM88L12 is a low power TTL to MOS hex inverter element. The outputs may be "pulled up" to +14V in the logical "1" state, thus providing guaranteed interface between TTL and MOS logic levels. The gate may also be operated with V_{CC}

levels up to +14V without resistive pull-ups at the outputs and still providing a guaranteed logical "1" level of $V_{CC} - 2.2V$ with an output current of $-200 \mu A$.

schematic and connection diagrams




Dual-In-Line and Flat Package




Order Number DM88L12F
See Package 4
Order Number DM88L12J
See Package 16
Order Number DM88L12N
See Package 22

typical applications

TTL Interface to MOS ROM
Without Resistive Pull-Up



TTL Interface to MOS ROM
With Resistive Pull-Up



ac test circuits





Figure 1

Figure 2

switching time waveforms



absolute maximum ratings (Note 1) operating conditions

			MIN	MAX	UNITS
Supply Voltage	15V	Supply Voltage			
Input Voltage	5.5V	DM78L12	4.5	5.5	V
Output Voltage	15V	DM88L12	4.75	5.25	V
Storage Temperature Range	-65°C to +150°C	Temperature			
Lead Temperature (Soldering, 10 sec)	300°C	DM78L12	-55	125	°C
		DM88L12	0	70	°C

electrical characteristics (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	$V_{CC} = 14.0V$ $V_{CC} = \text{Min}$	2.0 2.0	1.3 1.3		V V
Logical "0" Input Voltage	$V_{CC} = 14.0V$ $V_{CC} = \text{Min}$		1.3 1.3	0.7 0.7	V V
Logical "1" Output Voltage	$V_{CC} = 14.0V$ $V_{IN} = 0.7V$ $I_{OUT} = -200 \mu A$ $V_{CC} = \text{Min}$ $V_{IN} = 0.7V$ $I_{OUT} = +200 \mu A$ $V_{CC} = \text{Min}$ $V_{IN} = 0V$ $I_{OUT} = -5.0 \mu A$	11.8 14.5 $V_{CC} = 1.1V$	12.0 15.0 V		V V V
Logical "0" Output Voltage	$V_{CC} = 14.0V$ $V_{IN} = 2.0V$ $I_{OUT} = 12 \text{ mA}$ $V_{CC} = \text{Min}$ $V_{IN} = 2.0V$ $I_{OUT} = 3.6 \text{ mA}$		0.5 0.2	1.0 0.4	V V
Logical "1" Input Current	$V_{CC} = 14.0V$ $V_{IN} = 2.4V$ $V_{CC} = \text{Max}$ $V_{IN} = 2.4V$ $V_{CC} = 14.0V$ $V_{IN} = 5.5V$ $V_{CC} = \text{Max}$ $V_{IN} = 5.5V$		<1 <1 <1 <1	20 10 100 100	μA μA μA μA
Logical "0" Input Current	$V_{CC} = 14.0V$ $V_{IN} = 0.4V$ $V_{CC} = \text{Max}$ $V_{IN} = 0.4V$		-320 -100	-500 -180	μA μA
Output Short Circuit Current (Note 3)	$V_{CC} = 14.0V$ $V_{OUT} = 0V$ $V_{CC} = \text{Max}$ $V_{OUT} = 0V$	-10 -3	-25 -8	-50 -15	mA mA
Supply Current — Logical "1" (Each Inverter)	$V_{CC} = 14.0V$ $V_{IN} = 0V$ $V_{CC} = \text{Max}$ $V_{IN} = 0V$		0.32 0.11	0.50 0.16	mA mA
Logical "0"	$V_{CC} = 14.0V$ $V_{IN} = 5.25V$ $V_{CC} = \text{Max}$ $V_{IN} = 5.25V$		1.0 0.3	1.5 0.5	mA mA
Propagation Delay to a Logical "0" from Input to Output, t_{pd0}	$V_{CC} = 5.0V$ $T_A = 25^\circ C$ See Figure 2		27	45	ns
Propagation Delay to a Logical "0" from Input to Output, t_{pd0}	$V_{CC} = 14.0V$ $T_A = 25^\circ C$ See Figure 1		11	20	ns
Propagation Delay to a Logical "1" from Input to Output, t_{pd1} (Note 4)	$V_{CC} = 5.0V$ $T_A = 25^\circ C$ See Figure 2		79	100	ns
Propagation Delay to a Logical "1" from Input to Output, t_{pd1}	$V_{CC} = 14.0V$ $T_A = 25^\circ C$ See Figure 1		34	55	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the $-55^\circ C$ to $+125^\circ C$ temperature range for the DM78L12 and across the $0^\circ C$ to $+70^\circ C$ range for the DM88L12. All typicals are given for $V_{CC} = 5.0V$ and $T_A = 25^\circ C$, or for $V_{CC} = 14.0V$ and $T_A = 25^\circ C$.

Note 3: Only one output at a time should be shorted.

Note 4: t_{pd1} for $V_{CC} = 5.0V$ is dependent upon the resistance and capacitance used.