

DAVICOM Semiconductor, Inc.

DM9013

10/100 Mbps 3-port Ethernet Switch Controller
with General Processor Interface

DATA SHEET

Preliminary
Version: DM9013--DS-P03
April 9, 2009

CONTENT

1. GENERAL DESCRIPTION.....	10
2. BLOCK DIAGRAM.....	10
3. FEATURES	11
4. PIN CONFIGURATION : 128 PIN LQFP	12
5. PIN DESCRIPTION	13
5.1 Processor Bus Interface	13
5.2 General and LED pins	13
5.3 P2 MII / RMII / Reverse MII Interfaces	13
5.3.1 MII Interfaces	13
5.3.2 RMII Interfaces	14
5.3.3 Reverse MII Interfaces	14
5.4 EEPROM Interfaces	15
5.5 LED Pins	15
5.6 Clock Interface	16
5.7 Network Interface	16
5.8 Miscellaneous Pins	16
5.9 Power Pins	16
5.10 Strap Pins Table	17
5.10.1 Strap pin in 3-port mode.....	17
5.10.2 Strap pin in 2-port mode.....	18



6. CONTROL AND STATUS REGISTER SET.....	19
6.1 Network Control Register (00H).....	21
6.2 Network Status Register (01H).....	21
6.3 TX Control Register (02H).....	21
6.4 RX Control Register (05H).....	21
6.5 RX Status Register (06H).....	22
6.6 Receive Overflow Counter Register (07H).....	22
6.7 Flow Control Register (0AH).....	22
6.8 EEPROM & PHY Control Register (0BH).....	22
6.9 EEPROM & PHY Address Register (0CH).....	22
6.10 EPROM & PHY Data Register (0DH~0EH).....	22
6.11 Physical Address Register (10H~15H).....	23
6.12 Multicast Address Register (16H~1DH).....	23
6.13 General Purpose Control Register (1EH).....	23
6.14 General Purpose Register (1FH).....	23
6.15 RX Packet Length Low Register (20H).....	23
6.16 RX Packet Length High Register (21H).....	23
6.17 RX Additional Status Register (26H).....	24
6.18 RX Additional Control Register (27H).....	24
6.19 Vendor ID Register (28H~29H).....	24



DM9013

3-port switch with Processor Interface

6.20 Product ID Register (2AH~2BH)	24
6.21 Chip Revision Register (2CH)	24
6.22 Transmit Control Register 2 (2DH)	24
6.23 Transmit Check Sum Control Register (31H)	24
6.24 Receive Check Sum Control Status Register (32H).....	25
6.25 General Purpose Control Register 2 (34H)	25
6.26 General Purpose Register 2 (35H)	25
6.27 General Purpose Control Register 3 (36H)	25
6.28 General Purpose Register 3 (37H)	25
6.29 Processor Data Bus driving capability Register (38H).....	26
6.30 Port 2 driving capability Register (3AH).....	26
6.31 IRQ Pin Control Register (39H)	26
6.32 TX Block Size Control Register (3FH)	26
6.33 Monitor Register 1 (40H).....	27
6.34 Monitor Register 2 (41H).....	27
6.35 Monitor Register 3 (42H).....	27
6.36 Monitor Register 4 (43H).....	27
6.37 Switch Control Register (52H).....	27
6.38 VLAN Control Register (53H)	28
6.39 Switch Status Register (54H)	28
6.40 Bandwidth LED Control Register (55H).....	28



6.41 Per Port Control/Status Index Register (60H).....	28
6.42 Per Port Control Data Register (61H)	28
6.43 Per Port Status Data Register (62H)	29
6.44 Per Port Forward Control Register (65H).....	29
6.45 Per Port Ingress/Egress Control Register (66H)	30
6.46 Bandwidth Control Setting Register (67H).....	31
6.47 Per Port Block Unicast ports Control Register (68H)	31
6.48 Per Port Block Multicast ports Control Register (69H).....	31
6.49 Per Port Block Broadcast ports Control Register (6AH).....	31
6.50 Per Port Block Unknown ports Control Register (6BH)	32
6.51 Per Port Priority Queue Control Register (6DH).....	32
6.52 Per Port VLAN Tag Low Byte Register (6EH)	32
6.53 Per Port VLAN Tag High Byte Register (6FH).....	32
6.54 MIB counter Port Index Register (80H).....	32
6.55 MIB counter Data Register (81H~84H).....	32
6.56 Port-based VLAN mapping table Registers (B0H~BFH).....	33
6.57 TOS Priority Map Registers (C0H~CFH).....	33
6.58 VLAN Priority Map Registers (D0H~D1H)	36
6.59 Memory Data Pre-Fetch Read Command without Address Increment Register (F0H)	36
6.60 Memory Data Read Command with Address Increment Register (F2H).....	36



6.61 Memory Data Read address Register (F4H).....	36
6.62 Memory Data Read address Register (F5H).....	37
6.63 Memory Data Write Command without Address Increment Register (F6H).....	37
6.64 Memory Data Write Command with Address Increment Register (F8H)	37
6.65 Memory Data Write address Register (FAH).....	37
6.66 Memory Data Write address Register (FBH).....	37
6.67 TX Packet Length Register (FCH~FDH)	37
6.68 Interrupt Status Register (FEH).....	37
6.69 Interrupt Mask Register (FFH).....	38
7. EEPROM FORMAT.....	39
8. PHY REGISTERS	42
8.1 Basic Mode Control Register (BMCR) – 00H	43
8.2 Basic Mode Status Register (BMSR) – 01H	44
8.3 PHY ID Identifier Register #1 (PHYID1) – 02H.....	45
8.4 PHY ID Identifier Register #2 (PHYID2) – 03H.....	45
8.5 Auto-negotiation Advertisement Register (ANAR) – 04H.....	46
8.6 Auto-negotiation Link Partner Ability Register (ANLPAR) – 05H.....	47
8.7 Auto-negotiation Expansion Register (ANER) - 06H	48
8.8 DAVICOM Specified Configuration Register (DSCR) – 10H.....	48
8.9 DAVICOM Specified Configuration and Status Register (DSCSR) – 11H.....	50



8.10 10BASE-T Configuration/Status (10BTCSR) – 12H	51
8.11 Power Down Control Register (PWDOR) – 13H	51
8.12 (Specified config) Register – 14H	52
8.13 DAVICOM Specified Receive Error Counter Register (RECR) – 16H	53
8.14 DAVICOM Specified Disconnect Counter Register (DISCR) – 17H	53
8.15 Power Saving Control Register (PSCR) – 1DH	53
9. FUNCTIONAL DESCRIPTION	54
9.1 Processor bus and memory management function:	54
9.1.1 Processor Interface	54
9.1.2 Direct Memory Access Control.....	54
9.1.3 Packet Transmission.....	54
9.1.4 Packet Reception	54
9.2 Switch function:	55
9.2.1 Address Learning	55
9.2.2 Address Aging.....	55
9.2.3 Packet Forwarding	55
9.2.4 Inter-Packet Gap (IPG)	55
9.2.5 Back-off Algorithm.....	55
9.2.6 Late Collision.....	55
9.2.7 Full Duplex Flow Control	55
9.2.8 Half Duplex Flow Control	55
9.2.9 Partition Mode	55
9.2.10 Broadcast Storm Filtering.....	56
9.2.11 Bandwidth Control.....	56
9.2.12 Port Monitoring Support	56
9.2.13 VLAN Support	57
9.2.13.1 Port-Based VLAN.....	57
9.2.13.2 802.1Q-Based VLAN.....	57



9.2.13.3 Tag/Untag	57
9.2.14 Priority Support	58
9.2.14.1 Port-Based Priority	58
9.2.14.2 802.1p-Based Priority	58
9.2.14.3 DiffServ-Based Priority	58
9.3 MII Interface.....	59
9.3.1 MII data interface	59
9.3.2 MII Serial Management	59
9.3.3 Serial Management Interface	60
9.3.4 Management Interface - Read Frame Structure	60
9.3.5 Management Interface - Write Frame Structure	60
9.4 Internal PHY functions	61
9.4.1 100Base-TX Operation	61
9.4.1.1 4B5B Encoder	61
9.4.1.2 Scrambler	61
9.4.1.3 Parallel to Serial Converter	61
9.4.1.4 NRZ to NRZI Encoder	61
9.4.1.5 MLT-3 Converter	61
9.4.1.6 MLT-3 Driver	61
9.4.1.7 4B5B Code Group.....	62
9.4.2 100Base-TX Receiver	63
9.4.2.1 Signal Detect.....	63
9.4.2.2 Adaptive Equalization.....	63
9.4.2.3 MLT-3 to NRZI Decoder.....	63
9.4.2.4 Clock Recovery Module	63
9.4.2.5 NRZI to NRZ	63
9.4.2.6 Serial to Parallel	63
9.4.2.7 Descrambler	63
9.4.2.8 Code Group Alignment.....	64
9.4.2.9 4B5B Decoder	64
9.4.3 10Base-T Operation.....	64
9.4.4 Collision Detection	64
9.4.5 Carrier Sense	64



DM9013

3-port switch with Processor Interface


9.4.6 Auto-Negotiation	64
10. DC AND AC ELECTRICAL CHARACTERISTICS	65
10.1 Absolute Maximum Ratings	65
10.2 Operating Conditions.....	65
10.3 DC Electrical Characteristics	66
10.4 AC characteristics	66
10.4.1 Power On Reset Timing	66
10.4.2 Processor I/O Read Timing.....	67
10.4.3 Processor I/O Write Timing.....	68
10.4.4 Port 2 MII Interface Transmit Timing.....	69
10.4.5 Port 2 MII Interface Receive Timing.....	69
10.4.6 MII Management Interface Timing	70
10.4.7 EEPROM Timing.....	70
11. APPLICATION CIRCUIT	71
12. PACKAGE INFORMATION.....	74
13. ORDERING INFORMATION	75

1. General Description

The DM9013 is a fully integrated and cost-effective fast Ethernet switch controller with two ports 10M/100M PHY, one port MII or RMI or Reverse MII interface, and general processor bus interface. The controller provides basic Layer-2 switch functions and advanced IEEE 802.1Q VLAN and priority queuing

scheme. The integrated two ports PHY are compliant with IEEE 802.3u standards. The MII interface provides the flexibility to connect Ethernet PHY or SoC with MII/RMII interface. The DM9013 provides direct interface to the general processor bus with 8-, 16-, or 32-bit data to access internal memory.


2. Block Diagram



3. Features

- ❑ Ethernet Switch with two 10/100Mb PHY, one MII/RMII, and general processor bus interface
- ❑ Support Reverse-MII
- ❑ Processor bus slave architecture
- ❑ EEPROM interface for power up configurations
- ❑ Support TCP/UDP/IPv4 checksum offload
- ❑ Support HP Auto-MDIX
- ❑ Support IEEE 802.3x Flow Control in Full-duplex mode
- ❑ Support Back Pressure Flow Control in Half-duplex mode
- ❑ Per port support 4 priority queues by Port-based, 802.1P VLAN, and IP TOS priority
- ❑ Support 802.1Q VLAN up-to 16 VLAN group
- ❑ Support VLAN ID tag/untag options
- ❑ Per port support bandwidth, ingress and egress rate control
- ❑ Support Broadcast Storming filter function
- ❑ Support Store and Forward switching approach
- ❑ Support up-to 1K Uni-cast MAC addresses
- ❑ Automatic aging scheme
- ❑ Support MIB counters for diagnostic
- ❑ uP data bus driving capability adjustable
- ❑ Port 2 TXD/TXE driving capability adjustable
- ❑ Auto. control to prevent memory read count error
- ❑ 128-pin LQFP 1.8V internal core, 3.3V I/O with 5V tolerant

4. Pin Configuration : 128 pin LQFP



5. Pin Description

I = Input, O = Output, I/O = Input / Output, O/D = Open Drain, P = Power, PD=internal pull-low (about 50K Ohm)
= asserted Low

5.1 Processor Bus Interface

Pin No.	Pin Name	I/O	Description
1	CMD	I	Command Type When high, the access of this command cycle is DATA port When low, the access of this command cycle is INDEX port
2	CS#	I	Processor Chip select Command
3	IOW#	I	Processor Write Command
5	IOR#	I	Processor Read Command
6	IRQ	O	Interrupt Request
7,8,9,10,12,13,14,15, 16,17,19,20,22,23,25,26	SD0~15	I/O	Processor Data Bus bit 0~15
28,29,30,31,33,34,36,37, 38,39,41,42,43,44,46,47	SD16~31	I/O	Processor Data Bus bit 16~31 or General purpose pins when data bus is in 16-bit mode
110	Reserved	O	Reserved

5.2 General and LED pins

Pin No.	Pin Name	I/O	Description
118,117,115,114, 113,112,111	GP0~6	I/O	General I/O Ports Registers GPCR and GPR can program these pins
119,121,122,123, 124,126,127,128	BWLED0~7	I/O	Bandwidth LED

5.3 P2 MII / RMII / Reverse MII Interfaces

5.3.1 MII Interfaces

Pin No.	Pin Name	I/O	Description
55	MDC	O,PD	MII Serial Management Data Clock
356	MDIO	I/O	MII Serial Management Data
58,59,60,61	TXD2_3~0	O,PD	Port 2 MII Transmit Data 4-bit nibble data outputs (synchronous to the TXC2)
63	TXE2	O,PD	Port 2 MII Transmit Enable
64	TXC2	I/O	Port 2 MII Transmit Clock.
65	CRS2	I/O	Port 2 MII Carrier Sense
66	COL2	I/O	Port 2 MII Collision Detect.
67	RXER2	I	Port 2 MII Receive Error



DM9013

3-port switch with Processor Interface

68	RXC2	I	Port 2 MII Receive Clock
70	RXDV2	I	Port 2 MII Receive Data Valid
71,72,73,74	RXD2_3~0	I	Port 2 MII Receive Data 4-bit nibble data input (synchronous to RXC2)

5.3.2 RMII Interfaces

Pin No.	Pin Name	I/O	Description
55	MDC	O,PD	MII Serial Management Data Clock
56	MDIO	I/O	MII Serial Management Data
58,59	TXD2_3~2	O,PD	Reserved
60,61	TXD2_1~0	O,PD	RMII Transmit Data
63	TXE2	O,PD	RMII Transmit Enable.
64	TXC2	O	Reserved
65	CRS2	I	RMII CRS_DV
66	COL2	I	Reserved, tie to ground in application.
67	RXER2	I	Reserved, tie to ground in application.
68	RXC2	I	50MHz reference clock.
70	RXDV2	I	Reserved, tie to ground in application.
71,72	RXD2_3~2	I	Reserved, tie to ground in application.
73,74	RXD2_1~0	I	RMII Receive Data.

5.3.3 Reverse MII Interfaces

Pin No.	Pin Name	I/O	Description
55	MDC	O,PD	Reserved
56	MDIO	I/O	Reserved
58,59,60,61	TXD2_3~0	O,PD	Port 2 MII Transmit Data 4-bit nibble data outputs (synchronous to the TXC2)
63	TXE2	O,PD	Port 2 MII Transmit Enable
64	TXC2	O	25MHz clock output
65	CRS2	O	Port 2 carrier sense output when TXE2 or RXDV2 asserted.
66	COL2	O	Port 2 collision output when TXE2 and RXDV2 asserted.
67	RXER2	I	Port 2 MII Receive Error
68	RXC2	I	Port 2 MII Receive Clock
70	RXDV2	I	Port 2 MII Receive Data Valid
71,72,73,74	RXD2_3~0	I	Port 2 MII Receive Data 4-bit nibble data input (synchronous to RXC2)

5.4 EEPROM Interfaces

Pin No.	Pin Name	I/O	Description
49	EEDI	I,PD	EEPROM Data In
50	EEDO	O,PD	EEPROM Data Out This pin is used serially to write op-codes, addresses and data into the EEPROM.
51	EECK	O,PD	EEPROM Serial Clock This pin is used as the clock for the EEPROM data transfer.
52	EECS	O,PD	EEPROM Chip Selection.

5.5 LED Pins

Pin No.	Pin Name	I/O	Description
104	LNK1_LED	O	Port 1 Link / Active LED It is the combined LED of link and carrier sense signal of the internal PHY1
105	SPD1_LED	O	Port 1 Speed LED Its low output indicates that the internal PHY1 is operated in 100M/S, or it is floating for the 10M mode of the internal PHY1
106	FDX1_LED	O	Port 1 Full-duplex LED Its low output indicates that the internal PHY1 is operated in full-duplex mode, or it is floating for the half-duplex mode of the internal PHY1
107	LNK0_LED	O	Port 0 Link / Active LED It is the combined LED of link and carrier sense signal of the internal PHY0
108	SPD0_LED	O	Port 0 Speed LED Its low output indicates that the internal PHY0 is operated in 100M/S, or it is floating for the 10M mode of the internal PHY0
109	FDX0_LED	O	Port 0 Full-duplex LED Its low output indicates that the internal PHY0 is operated in full-duplex mode, or it is floating for the half-duplex mode of the internal PHY0

5.6 Clock Interface

Pin No.	Pin Name	I/O	Description
101	X1	I	Crystal 25MHz In
102	X2	O	Crystal 25MHz Out
116	SCLK	I	External system clock source

5.7 Network Interface

Pin No.	Pin Name	I/O	Description
80,81	TX1+/-	I/O	Port 1 TP TX
84,85	RX1+/-	I/O	Port 1 TP RX
88,89	TX0+/-	I/O	Port 0 TP TX
92,93	RX0+/-	I/O	Port 0 TP RX
95	BGRES	I/O	Band gap Pin
96	BGGND	P	Band gap Ground
97	VCNTL	I/O	1.8V Voltage control
98	VREF	O	Voltage Reference

5.8 Miscellaneous Pins

Pin No.	Pin Name	I/O	Description
53	PWRST#	I	Power on Reset.
76	TEST1	I,PD	Tie to ground in application
77	TEST2	I,PD	0: 3-port mode All ports are active in this mode. 1: 2-port mode Only 2 ports are active in this mode. Port 1 or port 2 can be disabled by strap TXEN2. In this mode, the disabled port's memory resource is shared by processor port and the other 2 ports.
78	TEST3	I,PD	Tie to ground in application

5.9 Power Pins

Pin No.	Pin Name	I/O	Description
4,18,32,40,48,62,75,100	VCC3	P	Digital 3.3V
24,57,120	VCCI	P	Internal 1.8V core power
11,21,27,35,45, 54,69,103,125	GND	P	Digital GND
86,94,99	AVDD3	P	Analog 3.3V power
79,87	AVDDI	P	Analog 1.8V power
82,83,90,91	AGND	P	Analog GND

5.10 Strap Pins Table

1: pull-high 1K~10K, 0: default floating.

5.10.1 Strap pin in 3-port mode

Pin No.	Pin Name	Description
50, 51	EECK EEDO	Processor Data Bus Width EECK EEDO data width 0 0 16-bit 0 1 32-bit 1 0 8-bit 1 1 reserved
52	EECS	0: use internal system clock 1: use SCLK as system clock
55	MDC	Polarity of IRQ 0: IRQ pin high active 1: IRQ pin low active;
58	TXD2_3	ISA pin control 0: GP6/5 as normal general purpose pins 1: GP6 as IO16, GP5 as IOWAIT used in ISA bus only
59	TXD2_2	Port 2 in force mode GP4 : 0 strap as link status, : 1 strap as not link status, GP3 : 0 strap as full-duplex status, : 1 strap as half-duplex status, GP2 : 0 strap as speed100 status, : 1 strap as speed10 status.
60,61	TXD2_1,0	00: P2 is MII mode (Default) 01: P2 is in reverse MII mode 10: P2 is in RMII mode 11: reserved
63	TXEN2	Output Type of IRQ 0: IRQ pin is force output 1: IRQ pin is Open-Collect

5.10.2 Strap pin in 2-port mode

Pin No.	Pin Name	Description
50, 51	EECK EEDO	DATA Bus Width EECK EEDO data width 0 0 16-bit 0 1 32-bit 1 0 8-bit 1 1 reserved
52	EECS	0: use internal system clock 1: use SCLK as system clock
55	MDC	Polarity of IRQ 0: IRQ pin high active 1: IRQ pin low active;
58	TXD2_3	ISA pin control 0: GP6/5 as normal general purpose pins 1: GP6 as IO16, GP5 as IOWAIT used in ISA bus only
59	TXD2_2	Port 2 in force mode GP4 : 0 strap as link status, : 1 strap as not link status, GP3 : 0 strap as full-duplex status, : 1 strap as half-duplex status, GP2 : 0 strap as speed100 status, : 1 strap as speed10 status.
60,61	TXD2_1,0	TXD2_1 TXD2_0 Port 2 mode 0 0 P2 is MII mode (Default) 0 1 P2 is in reverse MII mode 1 0 P2 is in RMII mode 1 1 reserved
63	TXEN2	0: port 2 disabled 1: port 1 disabled

6. Control and Status Register Set

The DM9013 implements several control and status registers, which can be accessed by the host. These CSRs

are byte aligned. All CSRs are set to their default values by hardware or software reset unless specified

Register	Description	Offset	Default value after reset
NCR	Network Control Register	00H	00H
NSR	Network Status Register	01H	00H
TCR	TX Control Register	02H	00H
RCR	RX Control Register	05H	00H
RSR	RX Status Register	06H	00H
ROCR	Receive Overflow Counter Register	07H	00H
FCR	Flow Control Register	0AH	00H
EPCR	EEPROM & PHY Control Register	0BH	00H
EPAR	EEPROM & PHY Address Register	0CH	40H
EPDRL	EEPROM & PHY Low Byte Data Register	0DH	XXH
EPDRH	EEPROM & PHY High Byte Data Register	0EH	XXH
PAR	Processor Port Physical Address Registers	10H-15H	by EEPROM
MAR	Processor Port Multicast Address Registers	16H-1DH	XXH
GPCR	General Purpose Control Register	1EH	01H
GPR	General Purpose Register	1FH	XXH
RXPLLR	RX Packet Length Low Register	20H	00H
RXPLHR	RX Packet Length High Register	21H	00H
RASR	RX Additional Status Register	26H	00H
RACR	RX Additional Control Register	27H	00H
VID	Vendor ID	28H-29H	0A46H
PID	Product ID	2AH-2BH	9013H
CHIPR	CHIP Revision	2CH	01H
TCR2	TX Control Register 2	2DH	00H
TCSCR	Transmit Check Sum Control Register	31H	00H
RCSCSR	Receive Check Sum Control Status Register	32H	00H
GPCR2	General Purpose Control Register 2	34H	00H
GPR2	General Purpose Register 2	35H	00H
GPCR3	General Purpose Control Register 3	36H	00H
GPR3	General Purpose Register 3	37H	00H
DRIVER	uP Data Bus driving capability Register	38H	21H
IRQCR	IRQ Control Register	39H	00H
P2FRV	Port 2 driving capability Register	3AH	21H
TXBSCR	TX Block Size Control Register	3FH	20H
MONIR1	Monitor Register 1	40H	XXH
MONIR2	Monitor Register 2	41H	XXH
MONIR3	Monitor Register 3	42H	XXH
SWITCHCR	SWITCH Control Register	52H	00H
VLANCR	VLAN Control Register	53H	00H
SWITCHSR	SWITCH Status Register	54H	00H
BWLED	Bandwidth LED Control Register	55H	FFH
P_INDEX	Per Port Control/Status Index Register	60H	00H



DM9013

3-port switch with Processor Interface

P_CTRL	Per Port Control Data Register	61H	00H
P_STUS	Per Port Status Data Register	62H	00H
P_RATE	Per Port Ingress and Egress Rate Control Register	66H	00H
P_BW	Bandwidth Control Register	67H	00H
P_UNICAST	Per Port Block Unicast ports Control Register	68H	00H
P_MULTICAST	Per Port Block Multicast ports Control Register	69H	00H
P_BCAST	Per Port Block Broadcast ports Control Register	6AH	00H
P_UNKNWN	Per Port Block Unknown ports Control Register	6BH	00H
P_PRI	Per Port Priority Queue Control Register	6DH	00H
VLAN_TAGL	Per Port VLAN Tag Low Byte Register	6EH	01H
VLAN_TAGH	Per Port VLAN Tag High Byte Register	6FH	00H
P_MIB_IDX	Per Port MIB counter Index Register	80H	00H
MIB_DAT	MIB counter Data Register bit 0~7	81H	00H
MIB_DAT	MIB counter Data Register bit 8~15	82H	00H
MIB_DAT	MIB counter Data Register bit 16~23	83H	00H
MIB_DAT	MIB counter Data Register bit 24~31	84H	00H
PVLAN	Port-based VLAN mapping table registers	B0-BFH	0FH
TOS_MAP	TOS Priority Map Register	C0-CFH	00H~FFH
VLAN_MAP	VLAN priority Map Register	D0-D1H	50H,FAH
MRCMDX	Memory Data Pre-Fetch Read Command Without Address Increment Register	F0H	XXH
MRCMD	Memory Data Read Command With Address Increment Register	F2H	XXH
MRRL	Memory Data Read address Register Low Byte	F4H	00H
MRRH	Memory Data Read address Register High Byte	F5H	00H
MWCMDX	Memory Data Write Command Without Address Increment Register	F6H	XXH
MWCMD	Memory Data Write Command With Address Increment Register	F8H	XXH
MWRL	Memory Data Write address Register Low Byte	FAH	00H
MWRH	Memory Data Write address Register High Byte	FBH	00H
TXPLL	TX Packet Length Low Byte Register	FCH	XXH
TXPLH	TX Packet Length High Byte Register	FDH	XXH
ISR	Interrupt Status Register	FEH	00H
IMR	Interrupt Mask Register	FFH	00H

Key to Default

In the register description that follows, the default column takes the form:

<Reset Value>, <Access Type>

Where:

<Reset Value>:

- 1 Bit set to logic one
- 0 Bit set to logic zero
- X No default value

P = power on reset default value

H = hardware reset command default value

S = software reset default value

E = default value from EEPROM

T = default value from strap pin

<Access Type>:

RO = Read only

RW = Read/Write

R/C = Read and Clear

RW/C1=Read/Write and Cleared by write 1

WO = Write only

Reserved bits are shaded and should be written with 0.

Reserved bits are undefined on read access.

6.1 Network Control Register (00H)

Bit	Name	Default	Description
7	RESERVED	0,RO	Reserved
6	RESERVED	P0,W0	Reserved
5	CLR1	PH0,RW	0: REG. 01H auto-cleared after read 1: REG. 01H cleared by writing 1 to respected bit.
4:2	RESERVED	0,RO	Reserved
1	LBK	PH0, RW	Loopback test Mode
0	RST	PH0,RW	Software reset and auto clear after 10us

6.2 Network Status Register (01H)

Bit	Name	Default	Description
7:6	RESERVED	0,RO	Reserved
5	RESERVED	PH0,	Reserved
4	RESERVED	0,RO	Reserved
3	TX2END	PHS0, RW/C1	TX Packet 2 Complete Status. This bit is set after transmit completion of packet index 2 If bit 5 of NCR is set, this bit is cleared by write 1; Otherwise it can be cleared by read or write 1.
2	TX1END	PHS0, RW/C1	TX Packet 1 Complete status. This bit is set after transmit completion of packet index 1 If bit 5 of NCR is set, this bit is cleared by write 1; Otherwise it can be cleared by read or write 1.
1:0	RESERVED	0,RO	Reserved

6.3 TX Control Register (02H)

Bit	Name	Default	Description
7:4	RESERVED	0,RO	Reserved
3	CRC_DIS2	PHS0,RW	CRC Appends Disable for Packet Index 2
2	RESERVED	0,RO	Reserved
1	CRC_DIS1	PHS0,RW	CRC Appends Disable for Packet Index 1
0	TXREQ	PHS0,RW	TX Request. Auto clears after transmit completely

6.4 RX Control Register (05H)

Bit	Name	Default	Description
7	HASHALL	PHS0,RW	Filter All address in Hash Table
6	RESERVED	PHS0,RW	Reserved
5	RESERVED	PHS0,RW	Reserved
4	RESERVED	PHS0,RW	Reserved
3	ALL	PHS0,RW	Pass All Multicast Packets
2	RESERVED	PHS0,RW	Reserved
1	PRMSC	PHS0,RW	Promiscuous Mode
0	RXEN	PHS0,RW	RX Enable

6.5 RX Status Register (06H)

Bit	Name	Default	Description
7:4	RESERVED	0,RO	Reserved
3:2	SRCP	0,RO	Source Port Number
1	CE	PH0,RO	CRC Error It is set to indicate that the received frame ends with a CRC error
0	RESERVED	0,RO	Reserved

6.6 Receive Overflow Counter Register (07H)

Bit	Name	Default	Description
7	RXFU	PHS0,R/C	Receive Overflow Counter Overflow This bit is set when the ROC has an overflow condition
6:0	ROC	PHS0,R/C	Receive Overflow Counter This is a statistic counter to indicate the received packet count upon FIFO overflow

6.7 Flow Control Register (0AH)

Bit	Name	Default	Description
7:6	RESERVED	0,RO	Reserved
5	FLOW_EN	PHS0,RW	RX Flow Control Enable Enables the pause packet for high/low water threshold control
4:0	RESERVED	0,RO	Reserved

6.8 EEPROM & PHY Control Register (0BH)

Bit	Name	Default	Description
7:6	RESERVED	0,RO	Reserved
5	REEP	PH0,RW	Reload EEPROM. Driver needs to clear it up after the operation completes
4	WEP	PH0,RW	Write EEPROM Enable
3	EPOS	PH0,RW	EEPROM or PHY Operation Select When reset, select EEPROM; when set, select PHY
2	ERPRR	PH0,RW	EEPROM Read or PHY Register Read Command. Driver needs to clear it up after the operation completes.
1	ERPRW	PH0,RW	EEPROM Write or PHY Register Write Command. Driver needs to clear it up after the operation completes.
0	ERRE	PH0,RO	EEPROM Access Status or PHY Access Status When set, it indicates that the EEPROM or PHY access is in progress

6.9 EEPROM & PHY Address Register (0CH)

Bit	Name	Default	Description
7:6	PHY_ADR	PH01,RW	PHY Address bit 1 and 0; the PHY address bit [4:2] is force to 0.
5:0	EROA	PH0,RW	EEPROM Word Address or PHY Register Address

6.10 EPROM & PHY Data Register (0DH-0EH)

Bit	Name	Default	Description
7:0	EE_PHY_L	PH0,RW	EEPROM or PHY Low Byte Data (0DH) This data is made to write low byte of word address defined in Reg. CH to EEPROM or PHY
7:0	EE_PHY_H	PH0,RW	EEPROM or PHY High Byte Data (0EH) This data is made to write high byte of word address defined in Reg. CH to EEPROM or PHY

6.11 Physical Address Register (10H~15H)

Bit	Name	Default	Description
7:0	PAB5	E,RW	Physical Address Byte 5 (15H)
7:0	PAB4	E,RW	Physical Address Byte 4 (14H)
7:0	PAB3	E,RW	Physical Address Byte 3 (13H)
7:0	PAB2	E,RW	Physical Address Byte 2 (12H)
7:0	PAB1	E,RW	Physical Address Byte 1 (11H)
7:0	PAB0	E,RW	Physical Address Byte 0 (10H)

6.12 Multicast Address Register (16H~1DH)

Bit	Name	Default	Description
7:0	MAB7	X,RW	Multicast Address Byte 7 (1DH)
7:0	MAB6	X,RW	Multicast Address Byte 6 (1CH)
7:0	MAB5	X,RW	Multicast Address Byte 5 (1BH)
7:0	MAB4	X,RW	Multicast Address Byte 4 (1AH)
7:0	MAB3	X,RW	Multicast Address Byte 3 (19H)
7:0	MAB2	X,RW	Multicast Address Byte 2 (18H)
7:0	MAB1	X,RW	Multicast Address Byte 1 (17H)
7:0	MAB0	X,RW	Multicast Address Byte 0 (16H)

6.13 General Purpose Control Register (1EH)

Bit	Name	Default	Description
7	RESERVED	0,RO	Reserved
6:0	GPC	PH,0,RW	General Purpose Control 6~0 Define the input/output direction of pins GP6~0 respectively. 1: output, 0:input

6.14 General Purpose Register (1FH)

Bit	Name	Default	Description
7	RESERVED	0,RO	Reserved
6:0	GEPIO	X,RW	General Purpose Data 6~0 These bits are reflect to pin GP6~0 respectively.

6.15 RX Packet Length Low Register (20H)

Bit	Name	Default	Description
7:0	RXPLL	PH,RO	RX Packet Length Low byte

6.16 RX Packet Length High Register (21H)

Bit	Name	Default	Description
7:0	RXPLH	PH,RO	RX Packet Length High byte

6.17 RX Additional Status Register (26H)

Bit	Name	Default	Description
7:4	RESERVED	0,RO	Reserved
1:0	RPTRS	PH,RO	uP received pointer status, only available when RX pointer restriction is enabled (Reg27h.7=0). 00: Within buffer 01: End of buffer 1x: Exceed buffer

6.18 RX Additional Control Register (27H)

Bit	Name	Default	Description
7	RPRD	PHS0,RW	RX pointer restriction disable
6:0	RESERVED	0,RO	Reserved

6.19 Vendor ID Register (28H~29H)

Bit	Name	Default	Description
7:0	VIDH	PE,0AH,RO	Vendor ID High Byte (29H)
7:0	VIDL	PE,46H,RO	Vendor ID Low Byte (28H)

6.20 Product ID Register (2AH~2BH)

Bit	Name	Default	Description
7:0	PIDH	PE,90H,RO	Product ID High Byte (2BH)
7:0	PIDL	PE,13H,RO	Product ID Low Byte (2AH)

6.21 Chip Revision Register (2CH)

Bit	Name	Default	Description
7:0	CHIPR	P01H,RO	CHIP Revision

6.22 Transmit Control Register 2 (2DH)

Bit	Name	Default	Description
7	RESERVED	0,RW	Reserved, Clear to 0 in application.
6:5	RESERVED	0,RO	Reserved
4	ONEPM	P0,RW	One Packet Mode When set, only one packet transmit command can be issued before transmit completed. When cleared, at most two packet transmit command can be issued before transmit completed.
3:0	RESERVED	0,RO	Reserved

6.23 Transmit Check Sum Control Register (31H)

Bit	Name	Default	Description
7~3	RESERVED	0,RO	Reserved
2	UDPCSE	HP0,RW	UDP Checksum Generation Enable
1	TCPSE	HP0,RW	TCP Checksum Generation Enable
0	IPCSE	HP0,RW	IP Checksum Generation Enable

6.24 Receive Check Sum Control Status Register (32H)

Bit	Name	Default	Description
7	UDPS	HP0,RO	UDP Checksum Status 1: if UDP packet checksum fail
6	TCPS	HP0,RO	TCP Checksum Status 1: if TCP packet checksum fail
5	IPS	HP0,RO	IP Checksum Status 1: if IP packet checksum fail
4	UDPP	HP0,RO	This is a UDP Packet
3	TCPP	HP0,RO	This is a TCP Packet
2	IPP	HP0,RO	This is a IP Packet
1	RCSEN	HPS0,RW	Receive Checksum Checking Enable When set, the checksum status will store in packet first byte of status header.
0	DCSE	HPS0,RW	Discard Checksum Error Packet When set, if IP/TCP/UDP checksum field is error, this packet will be discarded.

6.25 General Purpose Control Register 2 (34H)

Bit	Name	Default	Description
7~0	GPC2	HP0,RW	General Purpose Control 2 Define the input/output direction of pins SD23~16, which are used as general purpose pins when none 32-bit mode and external MII mode, respectively.

6.26 General Purpose Register 2 (35H)

Bit	Name	Default	Description
7~0	GPD2	HP0,RW	General Purpose Register 2 Data When the correspondent bit of General Purpose Control Register 2 is set, the value of the bit is reflected to pin SD23~16 When the correspondent bit of General Purpose Control Register 2 is 0, the value of the bit to be read is reflected from correspondent pins SD23~16

6.27 General Purpose Control Register 3 (36H)

Bit	Name	Default	Description
7~0	GPC3	HP0,RW	General Purpose Control 3 Define the input/output direction of pins SD31~24, which are used as general purpose pins when none 32-bit mode and external MII mode, respectively.

6.28 General Purpose Register 3 (37H)

Bit	Name	Default	Description
7~0	GPD3	HP0,RW	General Purpose Register 3 Data When the correspondent bit of General Purpose Control Register 3 is set, the value of the bit is reflected to pin SD31~24 When the correspondent bit of General Purpose Control Register 3 is 0, the value of the bit to be read is reflected from correspondent pins SD31~24

6.29 Processor Data Bus driving capability Register (38H)

Bit	Name	Default	Description
7	RESERVED	0,RW	reserved
6:5	ISA_CURR	P01,RW	SD Bus Current Driving/Sinking Capability 00: 2mA 01: 4mA (default) 10: 6mA 11: 8mA
4:3	Reserved	P0,RW	Reserved
2	STEP	P0,RW	Data Bus Output stepping 1: disabled 0: enabled
1	IOW_SPIKE	P0,RW	Eliminate IOW spike 1: eliminate about 2ns IOW spike
0	IOR_SPIKE	P1,RW	Eliminate IOR spike 1: eliminate about 2ns IOR spike

6.30 Port 2 driving capability Register (3AH)

Bit	Name	Default	Description
7	Reserved	0,RO	Reserved
6:5	P2_CURR	P01,RW	Port 2 TXD/TXE Current Driving/Sinking Capability 00: 2mA 01: 4mA (default) 10: 6mA 11: 8mA
4:0	RESERVED	P01,RW	reserved

6.31 IRQ Pin Control Register (39H)

Bit	Name	Default	Description
7:2	Reserved	PS0,RO	Reserved
1	IRQ_TYPE	PET0,RW	IRQ Pin Output Type Control 0: IRQ direct output 1: IRQ Open-Collector output
0	IRQ_POL	PET0,RW	IRQ Pin Polarity Control 0: IRQ active high 1: IRQ active low

6.32 TX Block Size Control Register (3FH)

Bit	Name	Default	Description
7:6	Reserved	PS0,RO	Reserved
5:0	TX_SIZE	P20h,RW	TX Block Size in 2-Port Mode This value defines the transmit block size in 256-byte unit. TX memory size = TX_SIZE * 256 bytes And then RX memory size = 16KB – (TX_SIZE + 1)*256-Byte Note: The value of TX_SIZE should be between 14H and 30H

6.33 Monitor Register 1 (40H)

Bit	Name	Default	Description
7	BWIDTH	T0,RO	8-bit Data Strap Latch Status
6	DWIDTH	T0,RO	32-bit Data Strap Latch Status
5	IRQOC	ET0,RO	IRQ Open-Collect Pin Status
4	IRQP	ET0,RO	IRQ Polarity Pin Status
3	IO16OC	E0,RO	IO16 Open-Collect Pin Status
2	IO16P	E0,RO	IO16 Polarity Pin Status
1:0	RESERVED	0,RO	Reserved

6.34 Monitor Register 2 (41H)

Bit	Name	Default	Description
7	TEST3	RO	TEST3 pin
6	TEST2	RO	TEST2 pin
5	TEST1	RO	TEST1 pin
4	MDC	T0,RO	MDC Strap Status
3	EECS	T0,RO	EECS Strap Status
2	EECK	T0,RO	EECK Strap Status
1	EEDO	T0,RO	EEDO Strap Status
0	EEDI	T0,RO	EEDI Strap Status

6.35 Monitor Register 3 (42H)

Bit	Name	Default	Description
7:4	RESERVED	0,RO	Reserved
4	TXE2	T0,RO	TXE2 Strap Status
3	TXD2_3	T0,RO	TXD2_3 Strap Status
2	TXD2_2	T0,RO	TXD2_2 Strap Status
1	TXD2_1	T0,RO	TXD2_1 Strap Status
0	TXD2_0	T0,RO	TXD2_0 Strap Status

6.36 Monitor Register 4 (43H)

Bit	Name	Default	Description
7	RESERVED	0,RO	Reserved
6:0	GPIO	T0,RO	GPIO 0~6 Strap Status

6.37 Switch Control Register (52H)

Bit	Name	Default	Description
7	MEM_BIST	PH0,RO	Address Memory Test BIST Status 0: OK 1: Fail
6	RST_SW	P0,RW	Reset Switch Core and auto clear after 10us
5	RST_ANLG	P0,RW	Reset Analog PHY Core and auto clear after 10us
4:3	SNF_PORT	PE0,RW	Sniffer Port Number
2	CRC_DIS	PE0,RW	CRC checking disable
1:0	AGE	PE0,RW	Aging 00: no aging 01: 64sec+/- 32sec 10: 128sec+/- 64sec 11: 256sec+/- 128sec

6.38 VLAN Control Register (53H)

Bit	Name	Default	Description
7	TOS6	PE0,RW	Full ToS Using Enable 0: check most significant 3-bit only of TOS 1: check most significant 6-bit of TOS
6	RESERVED	0,RO	Reserved
5	UNICAST	PE0,RW	Unicast packet can across VLAN boundary
4	VIDFF	PE0,RW	Replace VIDFF
3	VID1	PE0,RW	Replace VID01
2	VID0	PE0,RW	Replace VID0
1	PRI	PE0,RW	Replace priority field in the tag
0	VLAN	PE0,RW	VLAN mode enable 0: port-base VLAN 1: 802.1Q base VLAN mode enable

6.39 Switch Status Register (54H)

Bit	Name	Default	Description
7	MEM_BIST	PH0,RO	Address Memory Test BIST Status 0: OK 1: Fail
6:0	RESERVED	0,RO	Reserved

6.40 Bandwidth LED Control Register (55H)

Bit	Name	Default	Description
7,6	RESERVED	PH0,RW	Reserved
5	P2_TX	PH1,RW	Port 2 transmit as event of bandwidth LED source
4	P2_RX	PH0,RW	Port 2 receive as event of bandwidth LED source
3	P1_TX	PH1,RW	Port 1 transmit as event of bandwidth LED source
2	P1_RX	PH0,RW	Port 1 receive as event of bandwidth LED source
1	P0_TX	PH1,RW	Port 0 transmit as event of bandwidth LED source
0	P0_RX	PH0,RW	Port 0 receive as event of bandwidth LED source

6.41 Per Port Control/Status Index Register (60H)

Bit	Name	Default	Description
7:5	reserved	PHS0,RW	reserved
4:2	reserved	0,RO	reserved
1:0	INDEX	PHS0,RW	Port index for register 61h~84h Write the port number to this register before write/read register 61h~84h.

6.42 Per Port Control Data Register (61H)

Bit	Name	Default	Description
7	RESERVED	PE0,RW	Reserved
6	PARTI_EN	PE0,RW	Enable Partition Detection
5	NO_DIS_RX	PE0,RW	Not Discard RX Packets when Ingress Bandwidth Control

4	FLOW_DIS	PE0,RW	Flow control in full duplex mode, or back pressure in half duplex mode enable 0 – enable 1 – disable
3	BANDWIDTH	PE0,RW	Bandwidth Control 0: Control with Ingress and Egress separately, ref to Register 66h. 1: Control with Ingress or Egress, ref to Register 67h
2	BP_DIS	PE0,RW	Broadcast packet filter 0 – accept broadcast packets 1 – reject broadcast packets
1	MP_DIS	PE0,RW	Multicast packet filter 0 – accept multicast packets 1 – reject multicast packets
0	MP_STORM	PE0,RW	Broadcast Storm Control 0 – only broadcast packet 1 – also multicast packet

6.43 Per Port Status Data Register (62H)

Bit	Name	Default	Description
7:6	RESERVED	P0,RO	Reserved
5	LP_FCS	P0,RO	Link Partner Flow Control Enable Status
4	BIST	P0,RO	BIST status 0: SRAM BIST pass 1: SRAM BIST fail
3	RESERVED	0,RO	Reserved
2	SPEED2	P0,RO	0: 10Mbps, 1:100Mbps
1	FDX2	P0,RO	0: half-duplex, 1: full-duplex
0	LINK2	P0,RO	0: not Link status, 1: Link status

6.44 Per Port Forward Control Register (65H)

Bit	Name	Default	Description
7	LOOPBACK	PH0,RW	Loop-back mode
6	MONI_TX	PH0,RW	TX Packet Monitored
5	MONI_RX	PH0,RW	RX Packet Monitored
4	DIS_BMP	PH0,RW	Broad/Multicast packet do not monitored
3	Reserved	PH0,RW	Reserved
2	TX_DIS	PH0,RW	Packet Transmit disabled
1	RX_DIS	PH0,RW	Packet receive disabled
0	ADR_DIS	PH0,RW	Address learning disabled

6.45 Per Port Ingress/Egress Control Register (66H)

Bit	Name	Default	Description
7:4	INGRESS	PE0,RW	Ingress Rate Control 0000: none 0001: 64K 0010: 128K 0011: 256K 0100: 512K 0101: 1M 0110: 2M 0111: 4M 1000: 8M 1001: 16M 1010: 32M 1011: 48M 1100: 64M 1101: 72M 1110: 80M 1111: 88M
3:0	EGRESS	PE0,RW	Egress Rate Control 0000: none 0001: 64K 0010: 128K 0011: 256K 0100: 512K 0101: 1M 0110: 2M 0111: 4M 1000: 8M 1001: 16M 1010: 32M 1011: 48M 1100: 64M 1101: 72M 1110: 80M 1111: 88M

6.46 Bandwidth Control Setting Register (67H)

Bit	Name	Default	Description
7:4	BSTH	PE0,RW	Broadcast Storm Threshold 0000: no broadcast storm control 0001: 8K packets/sec 0010: 16K packets/sec 0011: 64K packets/sec 0100: 5% 0101: 10% 0110: 20% 0111: 30% 1000: 40% 1001: 50% 1010: 60% 1011: 70% 1100: 80% 1101: 90% 111X: no broadcast storm control
3:0	BW CTRL	PE0,RW	Received packet length counted. Bandwidth table below. 0000: none 0001: 64K 0010: 128K 0011: 256K 0100: 512K 0101: 1M 0110: 2M 0111: 4M 1000: 8M 1001: 16M 1010: 32M 1011: 48M 1100: 64M 1101: 72M 1110: 80M 1111: 88M

6.47 Per Port Block Unicast ports Control Register (68H)

Bit	Name	Default	Description
7:4	RESERVED	PH0,RW	Reserved
3:0	BLK_UP	PH0,RW	Ports of unicast packet be blocked

6.48 Per Port Block Multicast ports Control Register (69H)

Bit	Name	Default	Description
7:4	RESERVED	PH0,RW	Reserved
3:0	BLK_MP	PH0,RW	Ports of multicast packet be blocked

6.49 Per Port Block Broadcast ports Control Register (6AH)

Bit	Name	Default	Description
7:4	RESERVED	PH0,RW	Reserved
3:0	BLK_BP	PH0,RW	Ports of broadcast packet be blocked

6.50 Per Port Block Unknown ports Control Register (6BH)

Bit	Name	Default	Description
7:4	RESERVED	PH0,RW	Reserved
3:0	BLK_UKP	PH0,RW	Ports of unknown packet be blocked

6.51 Per Port Priority Queue Control Register (6DH)

Bit	Name	Default	Description
7	TAG_OUT	PE0,RW	Output Packet Tagging Enable
6	PRI_DIS	PE0,RW	Priority Queue Disable
5	WFQUE	PE0,RW	8:4:2:1 0: queue 3 > 2 > 1 > 0 1: 8:4:2:1
4	TOS_PRI	PE0,RW	Priority ToS over VLAN
3	TOS_OFF	PE0,RW	ToS Priority Classification disable
2	PRI_OFF	PE0,RW	802.1 p Priority Classification disable
1:0	P_PRI	PE0,RW	Port Base priority 00= queue 0, 01=queue 1, 10=queue 2, 11=queue 3

6.52 Per Port VLAN Tag Low Byte Register (6EH)

Bit	Name	Default	Description
7:0	VID70	PE01,RW	VID[7:0]

6.53 Per Port VLAN Tag High Byte Register (6FH)

Bit	Name	Default	Description
7:5	PRI	PE0,RW	Tag [15:13]
4	CFI	PE0,RW	Tag[12]
3:0	VID118	PE0,RW	VID[11:8]

6.54 MIB counter Port Index Register (80H)

Bit	Name	Default	Description
7	READY	P0,RO	MIB counter data is ready When this register is written with INDEX data, this bit is cleared and the MIB counter reading is in progress. After end of read MIB counter, the MIB data is loaded into register 81H~84H, and this bit is set to indicate that the MIB data is ready.
6:5	reserved	0,RO	Reserved
4:0	INDEX	PHS0,RW	MIB counter index 0~9, each counter is 32-bit in Register 81h~84h. Write the MIB counter index to this register before read them.

6.55 MIB counter Data Register (81H~84H)

Bit	Name	Default	Description
81H	Counter0	X,RO	Counter's data bit 7~0
82H	Counter1	X,RO	Counter's data bit 15~8
83H	Counter2	X,RO	Counter's data bit 23~16
84H	Counter3	X,RO	Counter's data bit 31~24

- MIB counter: RX Byte Counter Registers (00H)**
- MIB counter: RX Uni-cast Packet Counter Registers (01H)**
- MIB counter: RX Multi-cast Packet Counter Registers (02H)**
- MIB counter: RX Discard Packet Counter Registers (03H)**
- MIB counter: RX Error Packet Counter Registers (04H)**
- MIB counter: TX Byte Counter Registers (05H)**
- MIB counter: TX Uni-cast Packet Counter Registers (06H)**
- MIB counter: TX Multi-cast Packet Counter Registers (07H)**
- MIB counter: TX Discard Packet Counter Registers (08H)**
- MIB counter: TX Error Packet Counter Registers (09H)**

6.56 Port-based VLAN mapping table Registers (B0H~BFH)

Bit	Name	Default	Description
7:4	RESERVED	PE0,RO	Reserved
3:0	PORTS	PEF,RW	Port 3(uP) 2~0

6.57 TOS Priority Map Registers (C0H~CFH)
C0H:

Bit	Name	Default	Description
7:6	TOS3	PE0/1,RW	If bit 53H.7 =1 :TOS[7:2]=03H, otherwise TOS[7:5]=03H
5:4	TOS2	PE0/1,RW	If bit 53H.7 =1 :TOS[7:2]=02H, otherwise TOS[7:5]=02H
3:2	TOS1	PE0,RW	If bit 53H.7 =1 :TOS[7:2]=01H, otherwise TOS[7:5]=01H
1:0	TOS0	PE0,RW	If bit 53H.7 =1 :TOS[7:2]=00H, otherwise TOS[7:5]=00H

C1H:

Bit	Name	Default	Description
7:6	TOS7	PE0/3,RW	If bit 53H.7 =1 :TOS[7:2]=07H, otherwise TOS[7:5]=07H
5:4	TOS6	PE0/3,RW	If bit 53H.7 =1 :TOS[7:2]=06H, otherwise TOS[7:5]=06H
3:2	TOS5	PE0/2,RW	If bit 53H.7 =1 :TOS[7:2]=05H, otherwise TOS[7:5]=05H
1:0	TOS4	PE0/2,RW	If bit 53H.7 =1 :TOS[7:2]=04H, otherwise TOS[7:5]=04H

C2H:

Bit	Name	Default	Description
7:6	TOSB	PE0,RW	If bit 53H.7 =1 :TOS[7:2]=0BH
5:4	TOSA	PE0,RW	If bit 53H.7 =1 :TOS[7:2]=0AH
3:2	TOS9	PE0,RW	If bit 53H.7 =1 :TOS[7:2]=09H
1:0	TOS8	PE0,RW	If bit 53H.7 =1 :TOS[7:2]=08H

C3H:

Bit	Name	Default	Description
7:6	TOSF	PE0,RW	If bit 53H.7 =1 :TOS[7:2]=0FH
5:4	TOSE	PE0,RW	If bit 53H.7 =1 :TOS[7:2]=0EH
3:2	TOSD	PE0,RW	If bit 53H.7 =1 :TOS[7:2]=0DH
1:0	TOSC	PE0,RW	If bit 53H.7 =1 :TOS[7:2]=0CH

C4H:

Bit	Name	Default	Description
7:6	TOS13	PE1,RW	If bit 53H.7 =1 :TOS[7:2]=13H
5:4	TOS12	PE1,RW	If bit 53H.7 =1 :TOS[7:2]=12H
3:2	TOS11	PE1,RW	If bit 53H.7 =1 :TOS[7:2]=11H
1:0	TOS10	PE1,RW	If bit 53H.7 =1 :TOS[7:2]=10H

C5H:

Bit	Name	Default	Description
7:6	TOS17	PE1,RW	If bit 53H.7 =1 :TOS[7:2]=17H
5:4	TOS16	PE1,RW	If bit 53H.7 =1 :TOS[7:2]=16H
3:2	TOS15	PE1,RW	If bit 53H.7 =1 :TOS[7:2]=15H
1:0	TOS14	PE1,RW	If bit 53H.7 =1 :TOS[7:2]=14H

C6H:

Bit	Name	Default	Description
7:6	TOS1B	PE1,RW	If bit 53H.7 =1 :TOS[7:2]=1BH
5:4	TOS1A	PE1,RW	If bit 53H.7 =1 :TOS[7:2]=1AH
3:2	TOS19	PE1,RW	If bit 53H.7 =1 :TOS[7:2]=19H
1:0	TOS18	PE1,RW	If bit 53H.7 =1 :TOS[7:2]=18H

C7H:

Bit	Name	Default	Description
7:6	TOS1F	PE1,RW	If bit 53H.7 =1 :TOS[7:2]=1FH
5:4	TOS1E	PE1,RW	If bit 53H.7 =1 :TOS[7:2]=1EH
3:2	TOS1D	PE1,RW	If bit 53H.7 =1 :TOS[7:2]=1DH
1:0	TOS1C	PE1,RW	If bit 53H.7 =1 :TOS[7:2]=1CH

C8H:

Bit	Name	Default	Description
7:6	TOS23	PE2,RW	If bit 53H.7 =1 :TOS[7:2]=23H
5:4	TOS22	PE2,RW	If bit 53H.7 =1 :TOS[7:2]=22H
3:2	TOS21	PE2,RW	If bit 53H.7 =1 :TOS[7:2]=21H
1:0	TOS20	PE2,RW	If bit 53H.7 =1 :TOS[7:2]=20H

C9H:

Bit	Name	Default	Description
7:6	TOS27	PE2,RW	If bit 53H.7 =1 :TOS[7:2]=27H
5:4	TOS26	PE2,RW	If bit 53H.7 =1 :TOS[7:2]=26H
3:2	TOS25	PE2,RW	If bit 53H.7 =1 :TOS[7:2]=25H
1:0	TOS24	PE2,RW	If bit 53H.7 =1 :TOS[7:2]=24H

CAH:

Bit	Name	Default	Description
7:6	TOS2B	PE2,RW	If bit 53H.7 =1 :TOS[7:2]=2BH
5:4	TOS2A	PE2,RW	If bit 53H.7 =1 :TOS[7:2]=2AH
3:2	TOS29	PE2,RW	If bit 53H.7 =1 :TOS[7:2]=29H
1:0	TOS28	PE2,RW	If bit 53H.7 =1 :TOS[7:2]=28H

CBH:

Bit	Name	Default	Description
7:6	TOS2F	PE2,RW	If bit 53H.7 =1 :TOS[7:2]=2FH
5:4	TOS2E	PE2,RW	If bit 53H.7 =1 :TOS[7:2]=2EH
3:2	TOS2D	PE2,RW	If bit 53H.7 =1 :TOS[7:2]=2DH
1:0	TOS2C	PE2,RW	If bit 53H.7 =1 :TOS[7:2]=2CH

CCH:

Bit	Name	Default	Description
7:6	TOS33	PE3,RW	If bit 53H.7 =1 :TOS[7:2]=33H
5:4	TOS32	PE3,RW	If bit 53H.7 =1 :TOS[7:2]=32H
3:2	TOS31	PE3,RW	If bit 53H.7 =1 :TOS[7:2]=31H
1:0	TOS30	PE3,RW	If bit 53H.7 =1 :TOS[7:2]=30H

CDH:

Bit	Name	Default	Description
7:6	TOS37	PE3,RW	If bit 53H.7 =1 :TOS[7:2]=37H
5:4	TOS36	PE3,RW	If bit 53H.7 =1 :TOS[7:2]=36H
3:2	TOS35	PE3,RW	If bit 53H.7 =1 :TOS[7:2]=35H
1:0	TOS34	PE3,RW	If bit 53H.7 =1 :TOS[7:2]=34H

CEH:

Bit	Name	Default	Description
7:6	TOS3B	PE3,RW	If bit 53H.7 =1 :TOS[7:2]=3BH
5:4	TOS3A	PE3,RW	If bit 53H.7 =1 :TOS[7:2]=3AH
3:2	TOS39	PE3,RW	If bit 53H.7 =1 :TOS[7:2]=39H
1:0	TOS38	PE3,RW	If bit 53H.7 =1 :TOS[7:2]=38H

CFH:

Bit	Name	Default	Description
7:6	TOS3F	PE3,RW	If bit 53H.7 =1 :TOS[7:2]=3FH
5:4	TOS3E	PE3,RW	If bit 53H.7 =1 :TOS[7:2]=3EH
3:2	TOS3D	PE3,RW	If bit 53H.7 =1 :TOS[7:2]=3DH
1:0	TOS3C	PE3,RW	If bit 53H.7 =1 :TOS[7:2]=3CH

6.58 VLAN Priority Map Registers (D0H-D1H)
D0H:

Bit	Name	Default	Description
7:6	TAG3	PE1,RW	VLAN priority tag value = 03H
5:4	TAG2	PE1,RW	VLAN priority tag value = 02H
3:2	TAG1	PE0,RW	VLAN priority tag value = 01H
1:0	TAG0	PE0,RW	VLAN priority tag value = 00H

D1H:

Bit	Name	Default	Description
7:6	TAG7	PE3,RW	VLAN priority tag value = 07H
5:4	TAG6	PE3,RW	VLAN priority tag value = 06H
3:2	TAG5	PE2,RW	VLAN priority tag value = 05H
1:0	TAG4	PE2,RW	VLAN priority tag value = 04H

6.59 Memory Data Pre-Fetch Read Command without Address Increment Register (F0H)

Bit	Name	Default	Description
7:0	MRCMDX	X,RO	Read data from RX SRAM. After the read of this command, the read pointer of internal SRAM is unchanged. And the DM9013 starts to pre-fetch the SRAM data to internal data buffers.

6.60 Memory Data Read Command with Address Increment Register (F2H)

When register FFH bit 7 is "0", register F5H value will be returned to 0000H, if 16K-byte boundary is reached.

When register FFH bit 7 is "1", register F5H value will be returned to 0000H, if processor port receive memory byte boundary address RX memory size, defined in register 3FH with default 1F00H, is reached.

Bit	Name	Default	Description
7:0	MRCMD	X,RO	Read data from RX SRAM. After the read of this command, the read pointer is increased by 1, 2, or 4, depends on the operator mode (8-bit, 16-bit and 32-bit respectively)

6.61 Memory Data Read address Register (F4H)

When register FFH bit 7 is "0", register F5H and F4H can be used as memory byte address to read internal 64K-byte memory.

When register FFH bit 7 is "1", register F5H and F4H can be used as processor port receive memory byte address with memory space range from 0 to (RX memory size - 1), defined in register 3FH with default 1EFFH.

Bit	Name	Default	Description
7:0	MDRAL	PHS0,RW	Memory Data Read_ address Low Byte

6.62 Memory Data Read address Register (F5H)

Bit	Name	Default	Description
7-6	RESERVED	P0,RO	Reserved
5:4	MDRAH65	PHS0,RW	Port number
3:0	MDRAH40	PHS0,RW	Memory Data Read_ address [11:8]

6.63 Memory Data Write Command without Address Increment Register (F6H)

Bit	Name	Default	Description
7:0	MWCMDX	X,WO	Write data to TX SRAM. After the write of this command, the write pointer is unchanged

6.64 Memory Data Write Command with Address Increment Register (F8H)

Bit	Name	Default	Description
7:0	MWCMD	X,WO	Write Data to TX SRAM After the write of this command, the write pointer is increased by 1, 2, or 4, depends on the operator mode. (8-bit, 16-bit,32-bit respectively)

6.65 Memory Data Write address Register (FAH)

Bit	Name	Default	Description
7:0	MDRAL	PHS0,RW	Memory Data Write_ address Low Byte

6.66 Memory Data Write address Register (FBH)

Bit	Name	Default	Description
7,6	RESERVED	P0,RO	Reserved
5:4	MDRAH65	PHS0,RW	Port number
3:0	MDRAH40	PHS0,RW	Memory Data Write_ address [11:8]

6.67 TX Packet Length Register (FCH~FDH)

Bit	Name	Default	Description
7:0	TXPLH	PHS0,RW	TX Packet Length High byte
7:0	TXPLL	PHS0,RW	TX Packet Length Low byte

6.68 Interrupt Status Register (FEH)

Bit	Name	Default	Description															
7:6	IOMODE	T0, RO	<table border="0"> <tr> <td>Bit 7</td> <td>Bit 6</td> <td></td> </tr> <tr> <td>0</td> <td>0</td> <td>16-bit mode</td> </tr> <tr> <td>0</td> <td>1</td> <td>32-bit mode</td> </tr> <tr> <td>1</td> <td>0</td> <td>8-bit mode</td> </tr> <tr> <td>1</td> <td>1</td> <td>Reserved</td> </tr> </table>	Bit 7	Bit 6		0	0	16-bit mode	0	1	32-bit mode	1	0	8-bit mode	1	1	Reserved
Bit 7	Bit 6																	
0	0	16-bit mode																
0	1	32-bit mode																
1	0	8-bit mode																
1	1	Reserved																
5	LNKCHG	PHS0,RW/C1	Link Status Change of port 0 or 1															
4	CNT_ERR	PHS0,RW/C1	BLK Table Counter error															
3	ROO	PHS0,RW/C1	Receive Overflow Counter Overflow															
2	ROS	PHS0,RW/C1	Receive Overflow															
1	PT	PHS0,RW/C1	Packet Transmitted															
0	PR	PHS0,RW/C1	Packet Received															

6.69 Interrupt Mask Register (FFH)

Bit	Name	Default	Description
7	TXRX_EN	PHS0,RW	Enable the SRAM read/write pointer used as transmit /receive address.
6	RESERVED	0,RO	Reserved
5	LNKCHGI	PHS0,RW	Enable Link Status Change of port 0 or 1 Interrupt
4	CNT_ERR	PHS0,RW/C1	Enable BLK Table Counter error interrupt
3	ROOI	PHS0,RW	Enable Receive Overflow Counter Overflow Interrupt
2	ROI	PHS0,RW	Enable Receive Overflow Interrupt
1	PTI	PHS0,RW	Enable Packet Transmitted Interrupt
0	PRI	PHS0,RW	Enable Packet Received Interrupt

7. EEPROM Format

name	Word	Description
MAC address	0~2	6 Byte Ethernet Address
Auto Load Control	3	Bit 1:0=01: Update vendor ID and product ID Bit 3:2=01: Accept setting of WORD6 [4:0] Bit 5:4= reserved Bit 7:6=01: Accept setting of WORD7 [3:0] Bit 9:8=Reserved Bit 11:10= Reserved, set to 00 in application Bit 13:12= Reserved Bit 15:14=01: Accept setting of WORD7 [15:14]
Vendor ID	4	2 byte vendor ID (Default: 0A46H)
Product ID	5	2 byte product ID (Default: 9013H)
pin control	6	When word 3 bit [3:2] =01, these bits can control the CS#, IOR#, IOW# and IRQ pins polarity. Bit0: CS# pin is active high when set (default active low) Bit1: IOR# pin is active high when set (default: active low) Bit2: IOW# pin is active high when set (default: active low) Bit3: IRQ pin is active low when set (default: active high) Bit4: IRQ pin is open-collected (default: force output) Bit 15:5: Reserved
PHY control	7	Bit0: The WOL pin is active low when set (default: active high) Bit1: The WOL pin is in pulse mode when set (default: level mode) Bit2: Reserved Bit3: Reserved Bit 13:12 reserved, set to 00 in application Bit14: Port 1 AUTO-MDIX control 1: ON, 0: OFF(default ON) Bit15: Port 0 AUTO-MDIX control 1: ON, 0: OFF(default ON)
RESERVED	8~15	Reserved
Control	16	Bit 1:0=01: Accept setting of WORD 17,18 Bit 3:2=01: Accept setting of WORD 19~26 Bit 5:4=01: Accept setting of WORD 27~30 Bit 7:6=01: Accept setting of WORD 31 Bit 9:8=01: Accept setting of WORD 32~39 Bit 11:10=01: Accept setting of WORD 40~47 Bit 15:12 = Reserved, set to 0000 in application
Switch Control 1	17	When word 16 bit 1:0 is "01", after power on reset: This word bit 7~0 will be loaded to Reg. 52H bit 7~0 This word bit 15~8 will be loaded to Reg. 53H bit 7~0
RESERVED	18	This word must be cleared to 0000, if word 16 bit [1:0]=01
Port 0 Control 1	19	When word 16 bit 3:2 is "01", after power on reset: This word bit 7~0 will be loaded to port 0 Reg. 61H bit 7~0 This word bit 15~8 will be loaded to port 0 Reg. 66H bit 7~0
Port 0 Control 2	20	When word 16 bit 3:2 is "01", after power on reset: This word bit 7~0 will be loaded to port 0 Reg. 67H bit 7~0 This word bit 15~8 will be loaded to port 0 Reg. 6DH bit 7~0
Port 1 Control 1	21	When word 16 bit 3:2 is "01", after power on reset: This word bit 7~0 will be loaded to port 1 Reg. 61H bit 7~0



		This word bit 15~8 will be loaded to port 1 Reg. 66H bit 7~0
Port 1 Control 2	22	When word 16 bit 3:2 is "01", after power on reset: This word bit 7~0 will be loaded to port 1 Reg. 67H bit 7~0 This word bit 15~8 will be loaded to port 1 Reg. 6DH bit 7~0
Port 2 Control 1	23	When word 16 bit 3:2 is "01", after power on reset: This word bit 7~0 will be loaded to port 2 Reg. 61H bit 7~0 This word bit 15~8 will be loaded to port 2 Reg. 66H bit 7~0
Port 2 Control 2	24	When word 16 bit 3:2 is "01", after power on reset: This word bit 7~0 will be loaded to port 2 Reg. 67H bit 7~0 This word bit 15~8 will be loaded to port 2 Reg. 6DH bit 7~0
uP Port Control 1	25	When word 16 bit 3:2 is "01", after power on reset: This word bit 7~0 will be loaded to port 3 Reg. 61H bit 7~0 This word bit 15~8 will be loaded to port 3 Reg. 66H bit 7~0
uP Port Control 2	26	When word 16 bit 3:2 is "01", after power on reset: This word bit 7~0 will be loaded to port 3 Reg. 67H bit 7~0 This word bit 15~8 will be loaded to port 3 Reg. 6DH bit 7~0
Port 0 VLAN Tag	27	When word 16 bit 5:4 is "01", after power on reset: This word bit 7~0 will be loaded to port 0 Reg. 6EH bit 7~0 This word bit 15~8 will be loaded to port 0 Reg. 6FH bit 7~0
Port 1 VLAN Tag	28	When word 16 bit 5:4 is "01", after power on reset: This word bit 7~0 will be loaded to port 1 Reg. 6EH bit 7~0 This word bit 15~8 will be loaded to port 1 Reg. 6FH bit 7~0
Port 2 VLAN Tag	29	When word 16 bit 5:4 is "01", after power on reset: This word bit 7~0 will be loaded to port 2 Reg. 6EH bit 7~0 This word bit 15~8 will be loaded to port 2 Reg. 6FH bit 7~0
uP Port VLAN Tag	30	When word 16 bit 5:4 is "01", after power on reset: This word bit 7~0 will be loaded to port 3 Reg. 6EH bit 7~0 This word bit 15~8 will be loaded to port 3 Reg. 6FH bit 7~0
VLAN Priority Map	31	When word 16 bit 7:6 is "01", after power on reset: This word bit 7~0 will be loaded to Reg. D0H bit 7~0 This word bit 15~8 will be loaded to Reg. D1H bit 7~0
Port VLAN Group 0,1	32	When word 16 bit 9:8 is "01", after power on reset: This word bit 7~0 will be loaded to Reg. B0H bit 7~0 This word bit 15~8 will be loaded to Reg. B1H bit 7~0
Port VLAN Group 2,3	33	When word 16 bit 9:8 is "01", after power on reset: This word bit 7~0 will be loaded to Reg. B2H bit 7~0 This word bit 15~8 will be loaded to Reg. B3H bit 7~0
Port VLAN Group 4,5	34	When word 16 bit 9:8 is "01", after power on reset: This word bit 7~0 will be loaded to Reg. B4H bit 7~0 This word bit 15~8 will be loaded to Reg. B5H bit 7~0
Port VLAN Group 6,7	35	When word 16 bit 9:8 is "01", after power on reset: This word bit 7~0 will be loaded to Reg. B6H bit 7~0 This word bit 15~8 will be loaded to Reg. B7H bit 7~0
Port VLAN Group 8,9	36	When word 16 bit 9:8 is "01", after power on reset: This word bit 7~0 will be loaded to Reg. B8H bit 7~0 This word bit 15~8 will be loaded to Reg. B9H bit 7~0
Port VLAN Group 10,11	37	When word 16 bit 9:8 is "01", after power on reset: This word bit 7~0 will be loaded to Reg. BAH bit 7~0 This word bit 15~8 will be loaded to Reg. BBH bit 7~0
Port VLAN Group	38	When word 16 bit 9:8 is "01", after power on reset:



12,13		This word bit 7~0 will be loaded to Reg. BCH bit 7~0 This word bit 15~8 will be loaded to Reg. BDH bit 7~0
Port VLAN Group 14,15	39	When word 16 bit 9:8 is "01", after power on reset: This word bit 7~0 will be loaded to Reg. BEH bit 7~0 This word bit 15~8 will be loaded to Reg. BFH bit 7~0
ToS Priority Map 0	40	When word 16 bit 11:10 is "01", after power on reset: This word bit 7~0 will be loaded to Reg. C0H bit 7~0 This word bit 15~8 will be loaded to Reg. C1H bit 7~0
ToS Priority Map 1	41	When word 16 bit 11:10 is "01", after power on reset: This word bit 7~0 will be loaded to Reg. C2H bit 7~0 This word bit 15~8 will be loaded to Reg. C3H bit 7~0
ToS Priority Map 2	42	When word 16 bit 11:10 is "01", after power on reset: This word bit 7~0 will be loaded to Reg. C4H bit 7~0 This word bit 15~8 will be loaded to Reg. C5H bit 7~0
ToS Priority Map 3	43	When word 16 bit 11:10 is "01", after power on reset: This word bit 7~0 will be loaded to Reg. C6H bit 7~0 This word bit 15~8 will be loaded to Reg. C7H bit 7~0
ToS Priority Map 4	44	When word 16 bit 11:10 is "01", after power on reset: This word bit 7~0 will be loaded to Reg. C8H bit 7~0 This word bit 15~8 will be loaded to Reg. C9H bit 7~0
ToS Priority Map 5	45	When word 16 bit 11:10 is "01", after power on reset: This word bit 7~0 will be loaded to Reg. CAH bit 7~0 This word bit 15~8 will be loaded to Reg. CBH bit 7~0
ToS Priority Map 6	46	When word 16 bit 11:10 is "01", after power on reset: This word bit 7~0 will be loaded to Reg. CCH bit 7~0 This word bit 15~8 will be loaded to Reg. CDH bit 7~0
ToS Priority Map 7	47	When word 16 bit 11:10 is "01", after power on reset: This word bit 7~0 will be loaded to Reg. CEH bit 7~0 This word bit 15~8 will be loaded to Reg. CFH bit 7~0



8. PHY Registers

MII Register Description

ADD	Name	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
00H	CONTR OL	Reset	Loop back	Speed select	Auto-N Enable	Power Down	Isolate	Restart Auto-N	Full Duplex	Coll. Test	Reserved							
		0	0	1	1	0	0	0	1	0	000 0000							
01H	STATUS	T4 Cap.	TX FDX Cap.	TX HDX Cap.	10 FDX Cap.	10 HDX Cap.	Reserved				Pream. Supr.	Auto-N Compl.	Remote Fault	Auto-N Cap.	Link Status	Jabber Detect	Ext. Cap.	
		0	1	1	1	1	0000				1	0	0	1	0	0	1	
02H	PHYID1	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	1	
03H	PHYID2	1	0	1	1	1	0	Model No.				Version No.						
						01011				0000								
04H	Auto-Neg. Advertise	Next Page	FLP Rcv Ack	Remote Fault	Reserved		FC Adv	T4 Adv	TX FDX Adv	TX HDX Adv	10 FDX Adv	10 HDX Adv	Advertised Protocol Selector Field					
05H	Link Part. Ability	LP Next Page	LP Ack	LP RF	Reserved		LP FC	LP T4	LP TX FDX	LP TX HDX	LP 10 FDX	LP 10 HDX	Link Partner Protocol Selector Field					
06H	Auto-Neg. Expansion	Reserved										Pardet Fault	LP Next Pg Able	Next Pg Able	New Pg Rcv	LP AutoN Cap.		
10H	Specified Config.	BP 4B5B	BP SCR	BP ALIGN	BP_ADP OK	Reserve dr	TX	Reserve d	Reserve d	Force 100LNK	Reserve d	Reserve d	RPDCTR -EN	Reset St. Mch	Pream. Supr.	Sleep mode	Remote LoopOut	
11H	Specified Conf/Stat	100 FDX	100 HDX	10 FDX	10 HDX	Reserve d	Reverse d	Reverse d	PHY ADDR [4:0]				Auto-N. Monitor Bit [3:0]					
12H	10T Conf/Stat	Rsvd	LP Enable	HBE Enable	SQUE Enable	JAB Enable	Reserve d	Reserved								Polarity Reverse		
13H	PWDOR	Reserved							PD10DR V	PD100I	PDchip	PDorm	PDaeq	PDdrv	PDdecl	PDdedo	PD10	
14H	Specified config	TSTSE 1	TSTSE 2	FORCE_TXSD	FORCE_FEF	PREA_MBLEX	TX10M_PWR	NWAY_PWR	Reserv ed	MDIX_CNTL	AutoNe g_dlpbk	Mdix_fix Value	Mdix_d own	MonSel 1	MonSel 0	Reserv ed	PD_val ue	
16H	RCVER	Receiver Error Counter																
17H	DIS_conn ect	Reversed								Disconnect_counter								
1DH	PSCR	Reversed				PREA_MBLEX	AMPLITUDE	TX_P WR	Reversed									

Key to Default

In the register description that follows, the default column takes the form:

<Reset Value>, <Access Type> / <Attribute(s)>

Where:

<Reset Value>:

- 1 Bit set to logic one
- 0 Bit set to logic zero
- X No default value

<Access Type>:

RO = Read only, RW = Read/Write

<Attribute (s)>:

SC = Self clearing, P = Value permanently set

8.1 Basic Mode Control Register (BMCR) – 00H

Bit	Bit Name	Default	Description
15	Reset	0, RW/SC	Reset 0=Normal operation 1=Software reset This bit sets the status and controls the PHY registers to their default states. This bit, which is self-clearing, will keep returning a value of one until the reset process is completed
14	Loopback	0, RW	Loopback Loop-back control register 0 = Normal operation 1 = Loop-back enabled When in 100Mbps operation mode, setting this bit may cause the descrambler to lose synchronization and produce a 720ms "dead time" before any valid data appears at the MII receive outputs
13	Speed selection	1, RW	Speed Select 0 = 10Mbps 1 = 100Mbps Link speed may be selected either by this bit or by auto-negotiation. When auto-negotiation is enabled and bit 12 is set, this bit will return auto-negotiation selected medium type
12	Auto-negotiation enable	1, RW	Auto-negotiation Enable 0= Auto-negotiation is disabled 1 = Auto-negotiation is enabled, bit 8 and 13 will be in auto-negotiation status
11	Power down	0, RW	Power Down While in the power-down state, the PHY should respond to management transactions. During the transition to power-down state and while in the power-down state, the PHY should not generate spurious signals on the MII 0=Normal operation 1=Power down
10	Isolate	0,RW	Isolate Force to 0 in application.
9	Restart Auto-negotiation	0,RW/SC	Restart Auto-negotiation 0 = Normal operation 1 = Restart auto-negotiation. Re-initiates the auto-negotiation process. When auto-negotiation is disabled (bit 12 of this register cleared), this bit has no function and it should be cleared. This bit is self-clearing and it will keep returning to a value of 1 until auto-negotiation is initiated by the DM9013. The operation of the auto-negotiation process will not be affected by the management entity that clears this bit
8	Duplex mode	1,RW	Duplex Mode 0 = Normal operation 1 = Full duplex operation. Duplex selection is allowed when Auto-negotiation is disabled (bit 12 of this register is cleared). With auto-negotiation enabled, this bit reflects the duplex capability



			selected by auto-negotiation
7	Collision test	0,RW	Collision Test 0 = Normal operation 1 = Collision test enabled. When set, this bit will cause the COL signal to be asserted in response to the assertion of TX_EN in internal MII interface.
6-0	Reserved	0,RO	Reserved Read as 0, ignore on write

8.2 Basic Mode Status Register (BMSR) – 01H

Bit	Bit Name	Default	Description
15	100BASE-T4	0,RO/P	100BASE-T4 Capable 0 = not able to perform in 100BASE-T4 mode 1 = able to perform in 100BASE-T4 mode
14	100BASE-TX full-duplex	1,RO/P	100BASE-TX Full Duplex Capable 0 = not able to perform 100BASE-TX in full duplex mode 1 = able to perform 100BASE-TX in full duplex mode
13	100BASE-TX half-duplex	1,RO/P	100BASE-TX Half Duplex Capable 0 = not able to perform 100BASE-TX in half duplex mode 1 = able to perform 100BASE-TX in half duplex mode
12	10BASE-T full-duplex	1,RO/P	10BASE-T Full Duplex Capable 0 = not able to perform 10BASE-TX in full duplex mode 1 = able to perform 10BASE-T in full duplex mode
11	10BASE-T half-duplex	1,RO/P	10BASE-T Half Duplex Capable 0 = not able to perform 10BASE-T in half duplex mode 1 = able to perform 10BASE-T in half duplex mode
10-7	Reserved	0,RO	Reserved Read as 0, ignore on write
6	MF preamble suppression	1,RO	MII Frame Preamble Suppression 0 = not accept management frames with preamble suppressed 1 = accept management frames with preamble suppressed
5	Auto-negotiation Complete	0,RO	Auto-negotiation Complete 0 = Auto-negotiation process not completed 1 = Auto-negotiation process completed
4	Remote fault	0, RO	Remote Fault 0 = No remote fault condition detected 1 = Remote fault condition detected (cleared on read or by a chip reset). Fault criteria and detection method is DM9013 implementation specific. This bit will set after the RF bit in the ANLPAR (bit 13, register address 05) is set
3	Auto-negotiation ability	1,RO/P	Auto Configuration Ability 0 = not able to perform auto-negotiation 1 = able to perform auto-negotiation
2	Link status	0,RO	Link Status 0 = Link is not established



DM9013

3-port switch with Processor Interface

			1 = Valid link is established (for either 10Mbps or 100Mbps operation) The link status bit is implemented with a latching function, so that the occurrence of a link failure condition causes the link status bit to be cleared and remain cleared until it is read via the management interface
1	Jabber detect	0, RO	Jabber Detect 0 = No jabber 1 = Jabber condition detected This bit is implemented with a latching function. Jabber conditions will set this bit unless it is cleared by a read to this register through a management interface or a DM9013 reset. This bit works only in 10Mbps mode
0	Extended capability	1,RO/P	Extended Capability 0 = Basic register capable only 1 = Extended register capable

8.3 PHY ID Identifier Register #1 (PHYID1) – 02H

The PHY Identifier Registers #1 and #2 work together in a single identifier of the DM9013. The Identifier consists of a concatenation of the Organizationally Unique Identifier (OUI), a vendor's model number, and a model revision number. DAVICOM Semiconductor's IEEE assigned OUI is 00606E.

Bit	Bit Name	Default	Description
15-0	OUI_MSB	<0181h>	OUI Most Significant Bits This register stores bit 3 to 18 of the OUI (00606E) to bit 15 to 0 of this register respectively. The most significant two bits of the OUI are ignored (the IEEE standard refers to these as bit 1 and 2)

8.4 PHY ID Identifier Register #2 (PHYID2) – 03H

Bit	Bit Name	Default	Description
15-10	OUI_LSB	<101110>, RO/P	OUI Least Significant Bits Bit 19 to 24 of the OUI (00606E) are mapped to bit 15 to 10 of this register respectively
9-4	VNDR_MDL	<001011>, RO/P	Vendor Model Number Five bits of vendor model number mapped to bit 9 to 4 (most significant bit to bit 9)
3-0	MDL_REV	<0000>, RO/P	Model Revision Number Five bits of vendor model revision number mapped to bit 3 to 0 (most significant bit to bit 4)

8.5 Auto-negotiation Advertisement Register (ANAR) – 04H

This register contains the advertised abilities of this DM9013 device as they will be transmitted to its link partner during Auto-negotiation.

Bit	Bit Name	Default	Description
15	NP	0,RO/P	Next page Indication 0 = No next page available 1 = Next page available The DM9013 has no next page, so this bit is permanently set to 0
14	ACK	0,RO	Acknowledge 0 = Not acknowledged 1 = Link partner ability data reception acknowledged The DM9013's auto-negotiation state machine will automatically control this bit in the outgoing FLP bursts and set it at the appropriate time during the auto-negotiation process. Software should not attempt to write to this bit.
13	RF	0, RW	Remote Fault 0 = No fault detected 1 = Local device senses a fault condition
12-11	Reserved	X, RW	Reserved Write as 0, ignore on read
10	FCS	1, RW	Flow Control Support 0 = Controller chip doesn't support flow control ability 1 = Controller chip supports flow control ability
9	T4	0, RO/P	100BASE-T4 Support 0 = 100BASE-T4 is not supported 1 = 100BASE-T4 is supported by the local device The DM9013 does not support 100BASE-T4 so this bit is permanently set to 0
8	TX_FDX	1, RW	100BASE-TX Full Duplex Support 0 = 100BASE-TX full duplex is not supported 1 = 100BASE-TX full duplex is supported by the local device
7	TX_HDX	1, RW	100BASE-TX Support 0 = 100BASE-TX half duplex is not supported 1 = 100BASE-TX half duplex is supported by the local device
6	10_FDX	1, RW	10BASE-T Full Duplex Support 0 = 10BASE-T full duplex is not supported 1 = 10BASE-T full duplex is supported by the local device
5	10_HDX	1, RW	10BASE-T Support 0 = 10BASE-T half duplex is not supported 1 = 10BASE-T half duplex is supported by the local device
4-0	Selector	<00001>, RW	Protocol Selection Bits These bits contain the binary encoded protocol selector supported by this node <00001> indicates that this device supports IEEE 802.3 CSMA/CD

8.6 Auto-negotiation Link Partner Ability Register (ANLPAR) – 05H

This register contains the advertised abilities of the link partner when received during Auto-negotiation.

Bit	Bit Name	Default	Description
15	NP	0, RO	Next Page Indication 0 = Link partner, no next page available 1 = Link partner, next page available
14	ACK	0, RO	Acknowledge 0 = Not acknowledged 1 = Link partner ability data reception acknowledged The DM9013's auto-negotiation state machine will automatically control this bit from the incoming FLP bursts. Software should not attempt to write to this bit
13	RF	0, RO	Remote Fault 0 = No remote fault indicated by link partner 1 = Remote fault indicated by link partner
12-11	Reserved	0, RO	Reserved Read as 0, ignore on write
10	FCS	0, RO	Flow Control Support 0 = Controller chip doesn't support flow control ability by link partner 1 = Controller chip supports flow control ability by link partner
9	T4	0, RO	100BASE-T4 Support 0 = 100BASE-T4 is not supported by the link partner 1 = 100BASE-T4 is supported by the link partner
8	TX_FDX	0, RO	100BASE-TX Full Duplex Support 0 = 100BASE-TX full duplex is not supported by the link partner 1 = 100BASE-TX full duplex is supported by the link partner
7	TX_HDX	0, RO	100BASE-TX Support 0 = 100BASE-TX half duplex is not supported by the link partner 1 = 100BASE-TX half duplex is supported by the link partner
6	10_FDX	0, RO	10BASE-T Full Duplex Support 0 = 10BASE-T full duplex is not supported by the link partner 1 = 10BASE-T full duplex is supported by the link partner
5	10_HDX	0, RO	10BASE-T Support 0 = 10BASE-T half duplex is not supported by the link partner 1 = 10BASE-T half duplex is supported by the link partner
4-0	Selector	<00000>, RO	Protocol Selection Bits Link partner's binary encoded protocol selector

8.7 Auto-negotiation Expansion Register (ANER) - 06H

Bit	Bit Name	Default	Description
15-5	Reserved	0, RO	Reserved Read as 0, ignore on write
4	PDF	0, RO/LH	Local Device Parallel Detection Fault PDF = 1: A fault detected via parallel detection function. PDF = 0: No fault detected via parallel detection function
3	LP_NP_ABLE	0, RO	Link Partner Next Page Able LP_NP_ABLE = 1: Link partner, next page available LP_NP_ABLE = 0: Link partner, no next page
2	NP_ABLE	0,RO/P	Local Device Next Page Able NP_ABLE = 1: DM9013, next page available NP_ABLE = 0: DM9013, no next page DM9013 does not support this function, so this bit is always 0
1	PAGE_RX	0, RO	New Page Received A new link code word page received. This bit will be automatically cleared when the register (register 6) is read by management
0	LP_AN_ABLE	0, RO	Link Partner Auto-negotiation Able A "1" in this bit indicates that the link partner supports Auto-negotiation

8.8 DAVICOM Specified Configuration Register (DSCR) – 10H

Bit	Bit Name	Default	Description
15	BP_4B5B	0,RW	Bypass 4B5B Encoding and 5B4B Decoding 0 = Normal 4B5B and 5B4B operation 1 = 4B5B encoder and 5B4B decoder function bypassed
14	BP_SCR	0, RW	Bypass Scrambler/Descrambler Function 0 = Normal scrambler and descrambler operation 1 = Scrambler and descrambler function bypassed
13	BP_ALIGN	0, RW	Bypass Symbol Alignment Function 0 = Normal operation 1 = Receive functions (descrambler, symbol alignment and symbol decoding functions) bypassed. Transmit functions (symbol encoder and scrambler) bypassed
12	BP_ADPOK	0, RW	BYPASS ADPOK Force signal detector (SD) active. This register is for debug only, not release to customer 0=Normal operation 1=Forced SD is OK,
11	Reserved	RW	Reserved Force to 0 in application
10	TX	1, RW	100BASE-TX Mode Control 0 = 100BASE-FX operation 1 = 100BASE-TX operation
9	Reserved	0, RO	Reserved
8	Reserved	0, RW	Reserved
7	F_LINK_100	0, RW	Force Good Link in 100Mbps 0 = Normal 100Mbps operation



DM9013

3-port switch with Processor Interface

			1 = Force 100Mbps good link status This bit is useful for diagnostic purposes
6	Reserved	0, RW	Reserved Force to 0 in application.
5	COL_LED	0, RW	COL LED Control (valid in PHY test mode)
4	RPDCTR-EN	1, RW	Reduced Power Down Control Enable This bit is used to enable automatic reduced power down 0 = Disable automatic reduced power down 1 = Enable automatic reduced power down
3	SMRST	0, RW	Reset State Machine When writes 1 to this bit, all state machines of PHY will be reset. This bit is self-clear after reset is completed
2	MFPSC	1, RW	MF Preamble Suppression Control MII frame preamble suppression control bit 0 = MF preamble suppression bit off 1 = MF preamble suppression bit on
1	SLEEP	0, RW	Sleep Mode Writing a 1 to this bit will cause PHY entering the Sleep mode and power down all circuit except oscillator and clock generator circuit. When waking up from Sleep mode (write this bit to 0), the configuration will go back to the state before sleep; but the state machine will be reset
0	RLOUT	0, RW	Remote Loop out Control When this bit is set to 1, the received data will loop out to the transmit channel. This is useful for bit error rate testing

8.9 DAVICOM Specified Configuration and Status Register (DSCSR) – 11H

Bit	Bit Name	Default	Description																																																		
15	100FDX	1, RO	100M Full Duplex Operation Mode After auto-negotiation is completed, results will be written to this bit. If this bit is 1, it means the operation 1 mode is a 100M full duplex mode. The software can read bit [15:12] to see which mode is selected after auto-negotiation. This bit is invalid when it is not in the auto-negotiation mode																																																		
14	100HDX	1, RO	100M Half Duplex Operation Mode After auto-negotiation is completed, results will be written to this bit. If this bit is 1, it means the operation 1 mode is a 100M half duplex mode. The software can read bit [15:12] to see which mode is selected after auto-negotiation. This bit is invalid when it is not in the auto-negotiation mode																																																		
13	10FDX	1, RO	10M Full Duplex Operation Mode After auto-negotiation is completed, results will be written to this bit. If this bit is 1, it means the operation 1 mode is a 10M Full Duplex mode. The software can read bit [15:12] to see which mode is selected after auto-negotiation. This bit is invalid when it is not in the auto-negotiation mode																																																		
12	10HDX	1, RO	10M Half Duplex Operation Mode After auto-negotiation is completed, results will be written to this bit. If this bit is 1, it means the operation 1 mode is a 10M half duplex mode. The software can read bit [15:12] to see which mode is selected after auto-negotiation. This bit is invalid when it is not in the auto-negotiation mode																																																		
11	Reserved	0, RO	Reserved Read as 0, ignore on write																																																		
10-9	Reserved	0,RW	Reserved																																																		
8-4	PHYADR[4:0]	1, RW	PHY Address Bit 4:0 The first PHY address bit transmitted or received is the MSB of the address (bit 4). A station management entity connected to multiple PHY entities must know the appropriate address of each PHY																																																		
3-0	ANMB[3:0]	0, RO	Auto-negotiation Monitor Bits These bits are for debug only. The auto-negotiation status will be written to these bits. <table border="1" data-bbox="598 1541 1449 1865"> <thead> <tr> <th>B3</th> <th>b2</th> <th>b1</th> <th>B0</th> <th></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>In IDLE state</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>Ability match</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>Acknowledge match</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>Acknowledge match fail</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>Consistency match</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>Consistency match fail</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>Parallel detects signal link ready</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>Parallel detects signal link ready fail</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>Auto-negotiation completed successfully</td> </tr> </tbody> </table>	B3	b2	b1	B0		0	0	0	0	In IDLE state	0	0	0	1	Ability match	0	0	1	0	Acknowledge match	0	0	1	1	Acknowledge match fail	0	1	0	0	Consistency match	0	1	0	1	Consistency match fail	0	1	1	0	Parallel detects signal link ready	0	1	1	1	Parallel detects signal link ready fail	1	0	0	0	Auto-negotiation completed successfully
B3	b2	b1	B0																																																		
0	0	0	0	In IDLE state																																																	
0	0	0	1	Ability match																																																	
0	0	1	0	Acknowledge match																																																	
0	0	1	1	Acknowledge match fail																																																	
0	1	0	0	Consistency match																																																	
0	1	0	1	Consistency match fail																																																	
0	1	1	0	Parallel detects signal link ready																																																	
0	1	1	1	Parallel detects signal link ready fail																																																	
1	0	0	0	Auto-negotiation completed successfully																																																	

8.10 10BASE-T Configuration/Status (10BTCSR) – 12H

Bit	Bit Name	Default	Description
15	Reserved	0, RO	Reserved Read as 0, ignore on write
14	LP_EN	1, RW	Link Pulse Enable 0 = Link pulses disabled, good link condition forced 1 = Transmission of link pulses enabled This bit is valid only in 10Mbps operation
13	HBE	1,RW	Heartbeat Enable 0 = Heartbeat function disabled 1 = Heartbeat function enabled When the DM9013 is configured for full duplex operation, this bit will be ignored (the collision/heartbeat function is invalid in full duplex mode)
12	SQUELCH	1, RW	Squelch Enable 0 = Low squelch 1 = Normal squelch
11	JABEN	1, RW	Jabber Enable Enables or disables the Jabber function when the DM9013 is in 10BASE-T full duplex or 10BASE-T transceiver Loopback mode 0 = Jabber function disabled 1 = Jabber function enabled
10	SERIAL	0, RW	10M Serial Mode (valid in PHY test mode) Force to 0, in application.
9-1	Reserved	0, RO	Reserved Read as 0, ignore on write
0	POLR	0, RO	Polarity Reversed When this bit is set to 1, it indicates that the 10Mbps cable polarity is reversed. This bit is automatically set and cleared by 10BASE-T module

8.11 Power Down Control Register (PWDOR) – 13H

Bit	Bit Name	Default	Description
15-9	Reserved	0, RO	Reserved Read as 0, ignore on write
8	PD10DRV	0, RW	Vendor power down control test
7	PD100DL	0, RW	Vendor power down control test
6	PDchip	0, RW	Vendor power down control test
5	PDcrm	0, RW	Vendor power down control test
4	PDaeq	0, RW	Vendor power down control test
3	PDdrv	0, RW	Vendor power down control test
2	PDedi	0, RW	Vendor power down control test
1	PDedo	0, RW	Vendor power down control test
0	PD10	0, RW	Vendor power down control test

* When selected, the power down value is control by Register 20.0

8.12 (Specified config) Register – 14H

Bit	Bit Name	Default	Description
15	TSTSE1	0,RW	Vendor test select control
14	TSTSE2	0,RW	Vendor test select control
13	FORCE_TXSD	0,RW	Force Signal Detect 0: normal SD signal. 1: force SD signal OK in 100M
12	FORCE_FEF	0,RW	Vendor test select control
11	PREAMBLEX	0,RW	Preamble Saving Control 0: when bit 10 is set, the 10M TX preamble count is reduced. When bit 11 of register 29 is set, 12-bit preamble bit is reduced; otherwise 22-bit preamble bits is reduced. 1: 10M TX preamble bit count is normal.
10	TX10M_PWR	1,RW	10M TX Power Saving Control 1: enable 10M TX power saving 0: disable 10M TX power saving
9	NWAY_PWR	0,RW	N-Way Power Saving Control 1: disable N-Way power saving 0: enable N-Way power saving
8	Reserved	0, RO	Reserved Read as 0, ignore on write
7	MDIX_CNTL	MDI/MDIX,RO	The polarity of MDI/MDIX value 0: MDI mode 1: MDIX mode
6	AutoNeg_dpbk	0,RW	Auto-negotiation Loopback 0: normal. 1: test internal digital auto-negotiation Loopback
5	Mdix_fix Value	0, RW	MDIX_CNTL force value: When Mdix_down = 1, MDIX_CNTL value depend on the register value.
4	Mdix_down	0,RW	MDIX Down Manual force MDI/MDIX. 0: Enable HP Auto-MDIX 1: Disable HP Auto-MDIX , MDIX_CNTL value depend on 20.5
3	MonSel1	0,RW	Vendor monitor select
2	MonSel0	0,RW	Vendor monitor select
1	Reserved	0,RW	Reserved Force to 0, in application.
0	PD_value	0,RW	Power down control value Decision the value of each field Register 19. 0: normal 1: power down

8.13 DAVICOM Specified Receive Error Counter Register (RECR) – 16H

Bit	Bit Name	Default	Description
15-0	Rcv_Err_Cnt	0, RO	Receive Error Counter Receive error counter that increments upon detection of RXER. Clean by read this register.

8.14 DAVICOM Specified Disconnect Counter Register (DISCR) – 17H

Bit	Bit Name	Default	Description
15-8	Reserved	0, RO	Reserved
7-0	Disconnect Counter	0, RO	Disconnect Counter that increment upon detection of disconnection. Clean by read this register.

8.15 Power Saving Control Register (PSCR) – 1DH

Bit	Bit Name	Default	Description
15-12	RESERVED	0,RO	RESERVED
11	PREAMBLEX	0,RW	Preamble Saving Control when both bit 10and 11 of register 20 are set, the 10M TX preamble count is reduced. 1: 12-bit preamble bit is reduced. 0: 22-bit preamble bits is reduced.
10	AMPLITUDE	0,RW	10M TX Amplitude Control Disabled 1: when cable is unconnected with link partner, the TX amplitude is reduced for power saving. 0: disable TX amplitude reduce function
9	TX_PWR	0.RW	TX Power Saving Control Disabled 1: when cable is unconnected with link partner, the driving current of transmit is reduced for power saving. 0: disable TX driving power saving function
8-0	RESERVED	0,RO	RESERVED

9. Functional Description

9.1 Processor bus and memory management function:

9.1.1 Processor Interface

In the general processor mode, the chip selection is just coming from pin 2 (CS#). There are only two addressing ports through the access of the host interface.

One port is the INDEX port and the other is the DATA port. The INDEX port is decoded by the CMD pin=0 and the DATA by the CMD pin=1. The contents of the INDEX port are the register address of the DATA port. Before the access of any register, the address of the register must be saved in the INDEX port before.

9.1.2 Direct Memory Access Control

The DM9013 provides DMA capability to simplify the access of the internal memory. After the setting of the starting address of the internal memory and then issuing a dummy read/write command to load the current data to internal data buffer, the desired location of the internal memory can be accessed by the read/write command registers. The memory's address will be increased with the size equal to the current operation mode (i.e. the byte, word or double-word mode) and the data of the next location will be loaded to internal data buffer automatically. It is noted that the data of the first access (the dummy read/write command) in a sequential burst should be ignored because that the data was the contents of the last read/write command.

There are two configured types of internal memory which are controlled by bit 7 of IMR. When the bit 7 of IMR is set, the internal memory is used for transmit and receive buffers. The transmit buffer occupies 7.5K bytes in 3-port mode and 8K bytes in 2-port mode. And the receive buffer occupies 7.5K bytes in 3-port mode and 7.75K bytes in 2-port mode. Both the transmit and receive buffer address need not to be programmed instead that they are managed by the DM9013 automatically. In transmit function, after power on reset or each time after the transmit command is issued (bit 0 of TCR is set), the next starting transmit buffer address is loaded. In receive function, the 7.5K-byte (or 7.75K-byte) receive buffer can be treated as a continued logic memory space. The memory address will wrap to address 0 if the end

of address is reached.

When the bit 7 of IMR is cleared, there is a 64K-byte memory space in the DM9013 can be accessed. This configured type of internal memory is used for testing only. The memory write address (register FAh/FBh) and the memory read address (register F4h/F5h) represent the physical memory address of the DM9013 internal memory. It is noted that after the memory had been written by memory write command, the switch reset command (bit 6 of register 52h) should be set before normal switch function operation, since the controlled data in internal memory may be corrupted.

9.1.3 Packet Transmission

There are two packets, sequentially named as index I and index II, can be stored in the TX SRAM at the same time. The index register 02h controls the insertion of CRC.

The start address of transmission is 00h and the current packet is index I after software or hardware reset. Firstly write data to the TX SRAM using the DMA port and then write the byte count to byte count register at index register 0fch and 0fdh. Set the bit 1 of control register. The DM9013 starts to transmit the index I packet. Before the transmission of the index I packet ends, the data of the next (index II) packet can be moved to TX SRAM. After the index I packet ends the transmission, write the byte count data of the index II to BYTE_COUNT register and then set the bit 1 of control register to transmit the index II packet. The following packets, named index I, II, I, II... use the same way to be transmitted.

9.1.4 Packet Reception

The RX SRAM is a ring data structure. Each packet has a 4-byte header followed with the data of the reception packet which CRC field is included. The format of the 4-byte header is 01h, status, BYTE_COUNT low, and BYTE_COUNT high. It is noted that the start address of each packet is in the proper address boundary which depends on the operation mode (byte, word, or double-word mode).

9.2 Switch function:

9.2.1 Address Learning

The DM9013 has a self-learning mechanism for learning the MAC addresses of incoming packets in real time. DM9013 stores MAC addresses, port number and time stamp information in the Hash-based Address Table. It can learn up to 1K unicast address entry.

The switch engine updates address table with new entry if incoming packet's Source Address (SA) does not exist and incoming packet is valid (non-error and legal length).

Besides, DM9013 has an option to disable address learning for individual port. This feature can be set by bit 0 of register 65h

9.2.2 Address Aging

The time stamp information of address table is used in the aging process. The switch engine updates time stamp whenever the corresponding SA receives. The switch engine would delete the entry if its time stamp is not updated for a period of time.

The period can be programmed or disabled through bit 0 & 1 of register 52h.

9.2.3 Packet Forwarding

The DM9013 forwards the incoming packet according to following decision:

(1). If DA is Multicast/Broadcast, the packet is forwarded to all ports, except to the port on which the packet was received.

(2). Switch engine would look up address table based on DA when incoming packets is UNICAST. If the DA was not found in address table, the packet is treated as a multicast packet and forward to other ports. If the DA was found and its destination port number is different to source port number, the packet is forward to destination port.

(3). Switch engine also look up VLAN, Port Monitor setting and other forwarding constraints for the forwarding decision, more detail will discuss in later sections.

The DM9013 will filter incoming packets under following conditions:

(1). Error packets, including CRC errors, alignment errors, illegal size errors.

(2). PAUSE packets.

(3). If incoming packet is UNICAST and its destination port number is equal to source port number.

9.2.4 Inter-Packet Gap (IPG)

IPG is the idle time between any two valid packets at the same port. The typical number is 96 bits time. In other word, the value is 9.6u sec for 10Mbps and 960n sec for 100Mbps.

9.2.5 Back-off Algorithm

The DM9013 implements the binary exponential back-off algorithm in half-duplex mode compliant to IEEE standard 802.3.

9.2.6 Late Collision

Late Collision is a type of collision. If a collision error occurs after the first 512 bit times of data are transmitted, the packet is dropped.

9.2.7 Full Duplex Flow Control

The DM9013 supports IEEE standard 802.3x flow control frames on both transmit and receive sides.

On the receive side, The DM9013 will defer transmitting next normal frames, if it receives a pause frame from link partner.

On the transmit side, The DM9013 issues pause frame with maximum pause time when internal resources such as received buffers, transmit queue and transmit descriptor ring are unavailable. Once resources are available, The DM9013 sends out a pause frame with zero pause time allows traffic to resume immediately.

9.2.8 Half Duplex Flow Control

The DM9013 supports half-duplex backpressure. The inducement is the same as full duplex mode. When flow control is required, the DM9013 sends jam pattern, thus forcing a collision.

The flow control ability can be set in bit 4 of register 61h.

9.2.9 Partition Mode

The DM9013 provides a partition mode for each

port, see bit 6 of register 61h. The port enters partition mode when more than 64 consecutive collisions are occurred. In partition mode the port continuous to transmit but it will not receive. The port returned to normal operation mode when a good packet is seen on the wire. The detail description of partition mode represent following:

(1). Entering Partition State

A port will enter the Partition State when either of the following conditions occurs:

- The port detects a collision on every one of 64 consecutive re-transmit attempts to the same packet.
- The port detects a single collision which occurs for more than 512 bit times.
- Transmit defer timer time out, which indicates the transmitting packet is deferred to long.

(2). While in Partition state:

The port will continue to transmit its pending packet, regardless of the collision detection, and will not allow the usual Back-off Algorithm. Additional packets pending for transmission will be transmitted, while ignoring the internal collision indication. This frees up the ports transmit buffers which would otherwise be filled up at the expense of other ports buffers. The assumption is that the partition is signifying a system failure situation (bad connection/cable/station), thus dropping packets is a small price to pay vs. the cost of halting the switch due to a buffer full condition.

(3). Exiting from Partition State

The Port exits from Partition State, following the end of a successful packet transmission. A successful packet transmission is defined as no collisions were detected on the first 512 bits of the transmission.

9.2.10 Broadcast Storm Filtering

The DM9013 has an option to limit the traffic of broadcast or multicast packets, to protect the switch from lower bandwidth availability.

There are two type of broadcast storm control, one is throttling broadcast packet only, the other includes multicast. This feature can be set through bit 1 of register 61h.

The broadcast storm threshold can be programmed by EEPROM or register 67h, the default setting is no broadcast storm protecting.

9.2.11 Bandwidth Control

The DM9013 supports two type of bandwidth control for each port. One is the ingress and egress bandwidth rate can be control separately, the other is combined together, this function can be set through bit 3 of register 61h. The bandwidth control is disabled by default.

For separated bandwidth control mode, the threshold rate is defined in register 66h. For combined mode, it is defined in register 67h.

The behavior of bandwidth control as below:

(1).For the ingress control, if flow control function is enabled, Pause or Jam packet will be transmitted. The ingress packets will be dropped if flow control is disabled.

(2).For the egress control, the egress port will not transmit any packets. On the other hand, the ingress bandwidth of source port will be throttled that prevent packets from forwarding.

(3).In combined mode, if the sum of ingress and egress bandwidth over threshold, the bandwidth will be throttled.

9.2.12 Port Monitoring Support

The DM9013 supports "Port Monitoring" function on per port base, detail as below:

(1). Sniffer Port and Monitor Port

There is only one port can be selected as "sniffer port" by register 52h, multiple ports can be set as "receive monitor port" or "transmit monitor port" in per-port register 65h.

(2).Receive monitor

All packets received on the "receive monitor port" are send a copy to "sniffer port". For example, port 0 is set as "receive monitor port" and port 3 is selected as "sniffer port". If a packet is received form port 0 and predestined to port 1 after forwarding decision, the DM9013 will forward it to port 1 and port 3 in the end.

(3).Transmit monitor

All packets transmitted on the "transmit monitor port" are send a copy to "sniffer port". For example, port 1 is set as "transmit monitor port" and port 3 is selected as "sniffer port". If a packet is received from port 0 and predestined to port 1 after forwarding decision, the DM9013 will forward it to port 1 and port 3 in the end.

(4).Exception

The DM9013 has an optional setting that broadcast/multicast packets are not monitored (see bit 4 of register 65h). It's useful to avoid unnecessary bandwidth.

- (1). Set PVID of Port 0 to 0x01h.
- (2). Set PVID of Port 1 to 0x02h.
- (3). Set PVID of Port 2 to 0x03h.
- (4). Set PVID of Port 3 to 0x04h.
- (5). Set register B1h to 0x02h.
- (6). Set register B2h to 0x05h.
- (7). Set register B3h to 0x0Ah.
- (8). Set register B4h to 0x04h.

9.2.13 VLAN Support


9.2.13.1 Port-Based VLAN

The DM9013 supports port-based VLAN as default, up to 16 groups. Each port has a default VID called PVID (Port VID, see register 6Fh). The DM9013 used LSB 4-bytes of PVID as index and mapped to register B0h~BFh, to define the VLAN groups.

For instance, we intend to partition DM9013's ports into three groups. Port 0 and port 1 in group A, port 1 and port 2 in group B, finally, port 2 and port 3 in group C. In this case, the setting as below:

9.2.13.2 802.1Q-Based VLAN

Regarding IEEE 802.1Q standard, Tag-based VLAN uses an extra tag to identify the VLAN membership of a frame across VLAN-aware switch/router. A tagged frame is four bytes longer than an untagged frame and contains two bytes of TPID (Tag Protocol Identifier) and two bytes of TCI (Tag Control Information).



The DM9013 also supports 16 802.1Q-based VLAN groups, as specified in bit 1 of register 53h. It's obvious that the tagged packets can be assigned to several different VLANs which are determined according to the VID inside the VLAN Tag. Therefore, the operation is similar to port-based VLAN. The DM9013 used LSB 4-bytes VID of received packet with VLAN tag and VLAN Group Mapping Register (B0h~BFh) to configure the VLAN partition. If the destination port of received packet is not same VLAN group with received port, it will be discarded.

9.2.13.3 Tag/Untag

User can define each port as Tag port or Un-tag port by bit 7 of register 6Dh in 802.1Q-based VLAN mode. The operation of Tag and Un-tag can explain as below conditions:

- (1). Receive untagged packet and forward to Un-tag port.
Received packet will forward to destination port without modification.
- (2). Receive tagged packet and forward to Un-tag port.

The DM9013 will remove the tag from the packet and recalculate CRC before sending it out.

(3). Receive untagged packet and forward to Tag port.

The DM9013 will insert the PVID tag when an untagged packet enters the port, and recalculate CRC before delivering it.

(4). Receive tagged packet and forward to Tag port.

Received packet will forward to destination port without modification.

9.2.14 Priority Support

The DM9013 supports Quality of Service (QoS) mechanism for multimedia communication such as VoIP and video conferencing.

The DM9013 provides three priority classifications: Port-based, 802.1p-based and DiffServ-based priority. See next section for more detail. The DM9013 offers four level queues for transmit on per-port based.

The DM9013 provides two packet scheduling algorithms: Strict Priority Queuing. based on their priority and queue weight. Queues with larger weights get more service than smaller. This mechanism can get highly efficient bandwidth and smooth the traffic. Strict Priority Queuing (SPQ) based on priority only. The Packet on the highest priority queue is transmitted first. The next highest-priority queue is work until last queue empties, and so on. This feature can be set in bit 5 of register 6Dh.

9.2.14.1 Port-Based Priority

Port based priority is the simplest scheme and as default. Each port has a 2-bit priority value as index for splitting ingress packets to the corresponding transmit queue. This value can be set in bit 0 and 1 of register 6Dh.

9.2.14.2 802.1p-Based Priority

802.1p priority can be disabled by bit 2 of register 6Dh, it is enabled by default.

The DM9013 extracts 3-bit priority field from received packet with 802.1p VLAN tag, and maps this field against VLAN Priority Map Registers (D0h~D1h) to determine which transmit queue is designated. The VLAN Priority Map is programmable.

9.2.14.3 DiffServ-Based Priority

DiffServ based priority uses the most significant 6-bit of the ToS field in standard IPv4 header, and maps this field against ToS Priority Map Registers (C0h~CFh) to determine which transmit queue is designated. The ToS Priority Map is programmable too. In addition, User can only refer to most significant 3-bit of the ToS field optionally, see bit 7 of register 53h.

9.3 MII Interface

9.3.1 MII data interface

The DM9013 port 2 provides a Media Independent Interface (MII) as defined in the IEEE 802.3u standard (Clause 22).

The MII consists of a nibble wide receive data bus, a nibble wide transmit data bus, and control signals to facilitate data transfers between the DM9013 port 2 and external device (a PHY or a MAC in reverse MII).

- TXD2 (transmit data) is a nibble (4 bits) of data that are driven by the DM9013 synchronously with respect to TXC2. For each TXC2 period, which TXE2 is asserted, TXD2 (3:0) are accepted for transmission by the external device.

- TXC2 (transmit clock) from the external device is a continuous clock that provides the timing reference for the transfer of the TXE2, TXD2. The DM9013 can drive 25MHz clock if it is configured to reversed MII mode.

- TXE2 (transmit enable) from the DM9013 port 2 MAC indicates that nibbles are being presented on the MII for transmission to the external device.

- RXD2 (receive data) is a nibble (4 bits) of data that are sampled by the DM9013 port 2 MAC synchronously with respect to RXC2. For each RXC2 period which RXDV2 is asserted, RXD2 (3:0) are transferred from the external device to the DM9013 port 2 MAC reconciliation sub layer.

- RXC2 (receive clock) from external device to the DM9013 port 2 MAC reconciliation sub layer is a continuous clock that provides the timing reference for the transfer of the RXDV2, RXD2, and RXER2 signals.

- RXDV2 (receive data valid) input from the external device to indicates that the external device is presenting recovered and decoded nibbles to the DM9013 port 2 MAC reconciliation sub layer. To interpret a receive frame correctly by the reconciliation sub layer, RXDV2 must encompass the frame, starting no later than the Start-of-Frame delimiter and excluding any End-Stream delimiter.

- RXER2 (receive error) input from the external device is synchronously with respect to RXC2. RXER2 will be asserted for 1 or more clock periods to indicate to the reconciliation sub layer that an error was detected somewhere in the frame being

transmitted from the external device to the DM9013 port 2 MAC.

- CRS2 (carrier sense) is asserted by the external device when either the transmit or receive medium is non-idle, and de-asserted by the external device when the transmit and receive medium are idle. The CRS2 can also in output mode when the DM9013 port 2 is configured to reversed MII mode.

- COL2 (collision detection) is asserted by the external device, when both the transmit and receive medium is non-idle, and de-asserted by the external device when the either transmit or receive medium are idle. The COL2 can also in output mode when the DM9013 port 2 is configured to reversed MII mode.

9.3.2 MII Serial Management

The MII serial management interface consists of a data interface, basic register set in DM9013 port 0 and 1, and a serial management interface to the register set. Through this interface it is possible to control and configure multiple PHY devices, include internal two ports, get status and error information, and determine the type and capabilities of the attached PHY device(s). The DM9013 default is polling 3 ports basic registers 0, 1, 4, and 5 to get the link, duplex, and speed status automatically. Alternatively, the DM9013 can be programmed to read or write any registers of 3 ports by section 6.8~11 CSR B, C, D, and E.

The DM9013 management functions correspond to MII specification for IEEE 802.3u-1995 (Clause 22) for registers 0 through 6 with vendor-specific registers 16,17, 18, 21, 22, 23 and 24~27.


In read/write operation, the management data frame is 64-bits long and starts with 32 contiguous logic one bits (preamble) synchronization clock cycles on MDC. The Start of Frame Delimiter (SFD) is indicated by a <01> pattern followed by the operation code (OP) :< 10> indicates Read operation and <01> indicates Write operation. For read operation, a 2-bit turnaround (TA) filing between Register Address field and Data field is provided for MDIO to avoid contention. Following the turnaround time, 16-bit data is read from or written onto management registers.

9.3.3 Serial Management Interface


The serial control interface uses a simple two-wired serial interface to obtain and control the status of the physical layer through the MII interface. The serial control interface consists of MDC (Management Data Clock), and MDI/O (Management Data Input/Output) signals.

The MDIO pin is bi-directional and may be shared by up to 32 devices.

9.3.4 Management Interface - Read Frame Structure



9.3.5 Management Interface - Write Frame Structure



9.4 Internal PHY functions

9.4.1 100Base-TX Operation

The transmitter section contains the following functional blocks:

- 4B5B Encoder
- Scrambler
- Parallel to Serial Converter
- NRZ to NRZI Converter
- NRZI to MLT-3
- MLT-3 Driver

9.4.1.1 4B5B Encoder

The 4B5B encoder converts 4-bit (4B) nibble data generated by the MAC Reconciliation Layer into a 5-bit (5B) code group for transmission, see reference Table 1. This conversion is required for control and packet data to be combined in code groups. The 4B5B encoder substitutes the first 8 bits of the MAC preamble with a J/K code-group pair (11000 10001) upon transmit. The 4B5B encoder continues to replace subsequent 4B preamble and data nibbles with corresponding 5B code-groups. At the end of the transmit packet, upon the deassertion of the Transmit Enable signal from the MAC Reconciliation layer, the 4B5B encoder injects the T/R code-group pair (01101 00111) indicating the end of frame. After the T/R code-group pair, the 4B5B encoder continuously injects IDLEs into the transmit data stream until Transmit Enable is asserted and the next transmit packet is detected.

9.4.1.2 Scrambler

The scrambler is required to control the radiated emissions (EMI) by spreading the transmit energy across the frequency spectrum at the media connector and on the twisted pair cable in 100Base-TX operation.

By scrambling the data, the total energy presented to the cable is randomly distributed over a wide frequency range. Without the scrambler, energy levels on the cable could peak beyond FCC limitations at frequencies related to the repeated 5B sequences, like the continuous transmission of IDLE symbols. The scrambler output is combined with the NRZ 5B data from the code-group encoder via an XOR logic function. The result is a scrambled data stream with sufficient randomization to decrease radiated emissions at critical frequencies.

9.4.1.3 Parallel to Serial Converter

The Parallel to Serial Converter receives parallel 5B scrambled data from the scrambler, and serializes it (converts it from a parallel to a serial data stream). The serialized data stream is then presented to the NRZ to NRZI encoder block.

9.4.1.4 NRZ to NRZI Encoder

After the transmit data stream has been scrambled and serialized, the data must be NRZI encoded for compatibility with the TP-PMD standard, for 100Base-TX transmission over Category-5 unshielded twisted pair cable.

9.4.1.5 MLT-3 Converter

The MLT-3 conversion is accomplished by converting the data stream output, from the NRZI encoder into two binary data streams, with alternately phased logic one event.

9.4.1.6 MLT-3 Driver

The two binary data streams created at the MLT-3 converter are fed to the twisted pair output driver, which converts these streams to current sources and alternately drives either side of the transmit transformer's primary winding, resulting in a minimal current MLT-3 signal.

9.4.1.7 4B5B Code Group

Symbol	Meaning	4B code 3210	5B Code 43210
0	Data 0	0000	11110
1	Data 1	0001	01001
2	Data 2	0010	10100
3	Data 3	0011	10101
4	Data 4	0100	01010
5	Data 5	0101	01011
6	Data 6	0110	01110
7	Data 7	0111	01111
8	Data 8	1000	10010
9	Data 9	1001	10011
A	Data A	1010	10110
B	Data B	1011	10111
C	Data C	1100	11010
D	Data D	1101	11011
E	Data E	1110	11100
F	Data F	1111	11101
I	Idle	undefined	11111
J	SFD (1)	0101	11000
K	SFD (2)	0101	10001
T	ESD (1)	undefined	01101
R	ESD (2)	undefined	00111
H	Error	undefined	00100
V	Invalid	undefined	00000
V	Invalid	undefined	00001
V	Invalid	undefined	00010
V	Invalid	undefined	00011
V	Invalid	undefined	00101
V	Invalid	undefined	00110
V	Invalid	undefined	01000
V	Invalid	undefined	01100
V	Invalid	undefined	10000
V	Invalid	undefined	11001

Table 1

9.4.2 100Base-TX Receiver

The 100Base-TX receiver contains several function blocks that convert the scrambled 125Mb/s serial data to synchronous 4-bit nibble data.

The receive section contains the following functional blocks:

- Signal Detect
- Digital Adaptive Equalization
- MLT-3 to Binary Decoder
- Clock Recovery Module
- NRZI to NRZ Decoder
- Serial to Parallel
- Descrambler
- Code Group Alignment
- 4B5B Decoder

9.4.2.1 Signal Detect

The signal detects function meets the specifications mandated by the ANSI XT12 TP-PMD 100Base-TX standards for both voltage thresholds and timing parameters.

9.4.2.2 Adaptive Equalization

When transmitting data over copper twisted pair cable at high speed, attenuation based on frequency becomes a concern. In high speed twisted pair signaling, the frequency content of the transmitted signal can vary greatly during normal operation based on the randomness of the scrambled data stream. This variation in signal attenuation, caused by frequency variations, must be compensated for to ensure the integrity of the received data. In order to ensure quality transmission when employing MLT-3 encoding, the compensation must be able to adapt to various cable lengths and cable types depending on the installed environment. The selection of long cable lengths for a given implementation requires significant compensation, which will be over-killed in a situation that includes shorter, less attenuating cable lengths. Conversely, the selection of short or intermediate cable lengths requiring less compensation will cause serious under-compensation for longer length cables. Therefore, the compensation or equalization must be adaptive to ensure proper conditioning of the received signal independent of the cable length.

9.4.2.3 MLT-3 to NRZI Decoder

The DM9013 decodes the MLT-3 information from the Digital Adaptive Equalizer into NRZI data.

9.4.2.4 Clock Recovery Module

The Clock Recovery Module accepts NRZI data from the MLT-3 to NRZI decoder. The Clock Recovery Module locks onto the data stream and extracts the 125 MHz reference clock. The extracted and synchronized clock and data are presented to the NRZI to NRZ decoder.

9.4.2.5 NRZI to NRZ

The transmit data stream is required to be NRZI encoded for compatibility with the TP-PMD standard for 100Base-TX transmission over Category-5 unshielded twisted pair cable. This conversion process must be reversed on the receive end. The NRZI to NRZ decoder receives the NRZI data stream from the Clock Recovery Module and converts it to a NRZ data stream to be presented to the Serial to Parallel conversion block.

9.4.2.6 Serial to Parallel

The Serial to Parallel Converter receives a serial data stream from the NRZI to NRZ converter. It converts the data stream to parallel data to be presented to the descrambler.

9.4.2.7 Descrambler

Because of the scrambling process requires to control the radiated emissions of transmit data streams, the receiver must descramble the receive data streams. The descrambler receives scrambled parallel data streams from the Serial to Parallel converter, and it descrambles the data streams, and presents the data streams to the Code Group alignment block.

9.4.2.8 Code Group Alignment

The Code Group Alignment block receives un-aligned 5B data from the descrambler and converts it into 5B code group data. Code Group Alignment occurs after the J/K is detected and subsequent data is aligned on a fixed boundary.

9.4.2.9 4B5B Decoder

The 4B5B Decoder functions as a look-up table that translates incoming 5B code groups into 4B (Nibble) data. When receiving a frame, the first 2 5-bit code groups receive the start-of-frame delimiter (J/K symbols). The J/K symbol pair is stripped and two nibbles of preamble pattern are substituted. The last two code groups are the end-of-frame delimiter (T/R Symbols).

The T/R symbol pair is also stripped from the nibble, presented to the Reconciliation layer.

9.4.3 10Base-T Operation

The 10Base-T transceiver is IEEE 802.3u compliant. When the DM9013 is operating in 10Base-T mode, the coding scheme is Manchester. Data processed for transmit is presented in nibble format, converted to a serial bit stream, then the Manchester encoded. When receiving, the bit stream, encoded by the Manchester, is decoded and converted into nibble format.

9.4.4 Collision Detection

For half-duplex operation, a collision is detected when the transmit and receive channels are active simultaneously. Collision detection is disabled in full duplex operation.

9.4.5 Carrier Sense

Carrier Sense (CRS) is asserted in half-duplex operation during transmission or reception of data. During full-duplex mode, CRS is asserted only during receive operations.

9.4.6 Auto-Negotiation

The objective of Auto-negotiation is to provide a means to exchange information between linked devices and to automatically configure both devices to take maximum advantage of their abilities. It is important to note that Auto-negotiation does not test the characteristics of the linked segment. The Auto-Negotiation function provides a means for a device to advertise supported modes of operation to a remote link partner, acknowledge the receipt and understanding of common modes of operation, and to reject un-shared modes of operation. This allows devices on both ends of a segment to establish a link at the best common mode of operation. If more than one common mode exists between the two devices, a mechanism is provided to allow the devices to resolve to a single mode of operation using a predetermined priority resolution function.

Auto-negotiation also provides a parallel detection function for devices that do not support the Auto-negotiation feature. During Parallel detection there is no exchange of information of configuration. Instead, the receive signal is examined. If it is discovered that the signal matches a technology, which the receiving device supports, a connection will be automatically established using that technology. This allows devices not to support Auto-negotiation but support a common mode of operation to establish a link.

10. DC and AC Electrical Characteristics

10.1 Absolute Maximum Ratings

Symbol	Parameter	Min.	Max.	Unit	Conditions
VCC3	3.3V Supply Voltage	-0.3	3.6	V	
VCCI	1.8V core power supply	-0.3	1.95	V	
AVDD3	Analog power supply 3.3V	-0.3	3.6	V	
AVDDI	Analog power supply 1.8V	-0.3	1.95	V	
V _{IN}	DC Input Voltage (VIN)	-0.5	5.5	V	
T _{STG}	Storage Temperature range	-65	+150	°C	
T _A	Ambient Temperature	0	+70	°C	
L _T	Lead Temperature (TL, soldering, 10 sec.).	-	+260	°C	Lead-free Device


10.2 Operating Conditions

Symbol	Parameter	Min.	Max.	Unit	Conditions
VCC3	3.3V Supply Voltage	3.135	3.465	V	
VCCI	1.8V core power supply	1.71	1.89	V	
AVDD3	Analog power supply 3.3V	3.135	3.465	V	
AVDDI	Analog power supply 1.8V	1.71	1.89	V	
P _D (Power Dissipation)	100BASE-TX	-	230	mA	1.8V only
		-	70	mA	3.3V only
	10BASE-TX		140	mA	TX idle, 1.8V only
			250	mA	50% utilization, 1.8V only
			360	mA	100% utilization, 1.8V only
			30	mA	3.3V only
	Auto-negotiation or cable off		170	mA	1.8V only
			40	mA	3.3V only


10.3 DC Electrical Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions
Inputs						
VIL	Input Low Voltage	-	-	0.8	V	Vcond1
VIH	Input High Voltage	2.0	-	-	V	Vcond1
IIL	Input Low Leakage Current	-1	-	-	uA	VIN = 0.0V, Vcond1
IIH	Input High Leakage Current	-	-	1	uA	VIN = 3.3V, Vcond1
Outputs						
VOL	Output Low Voltage	-	-	0.4	V	IOL = 4mA
VOH	Output High Voltage	2.4	-	-	V	IOH = -4mA
Receiver						
VICM	RX+/RX- Common Mode Input Voltage	-	1.8	-	V	100 Ω Termination Across
Transmitter						
VTD100	100TX+/- Differential Output Voltage	1.9	2.0	2.1	V	Peak to Peak
VTD10	10TX+/- Differential Output Voltage	4.4	5	5.6	V	Peak to Peak
ITD100	100TX+/- Differential Output Current	19	20	21	mA	Absolute Value
ITD10	10TX+/- Differential Output Current	44	50	56	mA	Absolute Value

Note: Vcond1 = VCC3 = 3.3V, VCCI = 1.8V, AVDD3 = 3.3V, AVDDI = 1.8V.

10.4 AC characteristics
10.4.1 Power On Reset Timing



Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions
T1	PWRST# Low Period	1	-	-	ms	-
T2	Strap pin hold time with PWRST#	40	-	-	ns	-
T3	PWRST# high to EECS high	-	5	-	us	-
T4	PWRST# high to EECS burst end	-	--	4	ms	-
T5	PWRST# high to CS# available	--	400	--	us	-

10.4.2 Processor I/O Read Timing


Symbol	Parameter	Min.	Typ.	Max.	Unit
T1	CS#,CMD valid to IOR# valid	5			ns
T2	IOR# invalid to CS#,CMD invalid	5			ns
T3	IOR# width	20			ns
T4	IOR# invalid to next IOR#/IOW# valid When read DM9003 register	2			clk*
T4	IOR# invalid to next IOR#/IOW# valid When read DM9003 memory with F0h register	4			clk*
T3+T4	IOR# invalid to next IOR#/IOW# valid When read DM9003 memory with F2h register	1			clk*
T5	System Data(SD) Delay time			25	ns
T6	IOR# invalid to System Data(SD) invalid			10	ns


Note: the Unit: clk is under the internal system clock 50MHz..

10.4.3 Processor I/O Write Timing




Symbol	Parameter	Min.	Typ.	Max.	Unit
T1	CS#,CMD valid to IOW# valid	5			ns
T2	IOW# Invalid to CS#,CMD Invalid	0			ns
T3	IOW# Width	20			ns
T4	IOW# Invalid to next IOW#/IOR# valid When write DM9013 INDEX port	1			clk*
T4	IOW# Invalid to next IOW#/IOR# valid When write DM9013 DATA port	2			clk*
T5	System Data(SD) Hold Time	3			ns
T6	System Data(SD) Setup Time	5			ns
T3+T4	IOW# Invalid to next IOW#/IOR# valid When write DM9013 memory	1			clk*

Note: the Unit: clk is under the internal system clock 50MHz.


10.4.4 Port 2 MII Interface Transmit Timing


Symbol	Parameter	Min.	Typ.	Max.	Unit
T1	TXE2, TXD2_3~0 Setup Time		32		ns
T2	TXE2, TXD2_3~0 Hold Time		8		ns

10.4.5 Port 2 MII Interface Receive Timing



Symbol	Parameter	Min.	Typ.	Max.	Unit
T1	RXER2, RXDV2, RXD2_3~0 Setup Time	5			ns
T2	RXER2, RXDV2, RXD2_3~0 Hold Time	5			ns

10.4.6 MII Management Interface Timing




Symbol	Parameter	Min.	Typ.	Max.	Unit
T1	MDC Frequency		0.52		MHz
T2	MDIO by DM9013 Setup Time		955		ns
T3	MDIO by DM9013 Hold Time		960		ns
T4	MDIO by External MII Setup Time	40			ns
T5	MDIO by External MII Hold Time	40			ns

10.4.7 EEPROM Timing





Symbol	Parameter	Min.	Typ.	Max.	Unit
T1	EECS Setup Time		480		ns
T2	EECS Hold Time		2080		ns
T3	EECK Frequency		0.38		MHz
T4	EEDO Setup Time		460		ns
T5	EEDO Hold Time		2100		ns
T6	EEDI Setup Time	8			ns
T7	EEDI Hold Time	8			ns

11. Application circuit





Davicom Semiconductor Inc.			
Title	MAIN_CHIP		
Size	Document Number		Rev
B	DM9013E_EVB_BOARD		2.1
Date:	Tuesday, December 19, 2006	Sheet	1 of 3

MII Interface








uP Interface



Davicom Semiconductor Inc.		
CONNECT_AND_POWER		
Size A	Document Number DM9013E_EVB_BOARD	Rev 2.1
Date:	Tuesday, December 19, 2006	Sheet 2 of 3


TP / LED Interface



Davicom Semiconductor Inc.		
Title RJ45_AND_LED		
Size A	Document Number DM9013E_EVB_BOARD	Rev 2.1
Date:	Tuesday, December 19, 2006	Sheet 3 of 3

12. Package Information

128 Pins LQFP Package Outline Information:



Symbol	Dimension in mm			Dimension in inch		
	Min	Nom	Max	Min	Nom	Max
A	-	-	1.60	-	-	0.063
A ₁	0.05	-	-	0.002	-	-
A ₂	1.35	1.40	1.45	0.053	0.055	0.057
b	0.13	0.18	0.23	0.005	0.007	0.009
b ₁	0.13	0.16	0.19	0.005	0.006	0.007
c	0.09	-	0.20	0.004	-	0.008
c ₁	0.09	-	0.16	0.004	-	0.006
D	15.85	16.00	16.15	0.624	0.630	0.636
D ₁	13.90	14.00	14.10	0.547	0.551	0.555
E	15.85	16.00	16.15	0.624	0.630	0.636
E ₁	13.90	14.00	14.10	0.547	0.551	0.555
\square	0.40 BSC			0.016 BSC		
L	0.45	0.60	0.75	0.018	0.024	0.030
L ₁	1.00 REF			0.039 REF		
R ₁	0.08	-	-	0.003	-	-
R ₂	0.08	-	0.20	0.003	-	0.008
S	0.20	-	-	0.008	-	-
θ	0°	3.5°	7°	0°	3.5°	7°
θ ₁	0°	-	-	0°	-	-
θ ₂	12° TYP			12° TYP		
θ ₃	12° TYP			12° TYP		

1. Dimension D₁ and E₁ do not include resin fin.
2. All dimensions are base on metric system.
3. General appearance spec should base on its final visual inspection spec.



DM9013

3-port switch with Processor Interface

13. Ordering Information

Part Number	Pin Count	Package
DM9013EP	128	LQFP (Pb-free)

Disclaimer

The information appearing in this publication is believed to be accurate. Integrated circuits sold by DAVICOM Semiconductor are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. DAVICOM makes no warranty, express, statutory, implied or by description regarding the information in this publication or regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHER, DAVICOM MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. DAVICOM reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by DAVICOM for such applications. Please note that

application circuits illustrated in this document are for reference purposes only.

DAVICOM's terms and conditions printed on the order acknowledgment govern all sales by DAVICOM. DAVICOM will not be bound by any terms inconsistent with these unless DAVICOM agrees otherwise in writing. Acceptance of the buyer's orders shall be based on these terms.

Company Overview

DAVICOM Semiconductor Inc. develops and manufactures integrated circuits for integration into data communication products. Our mission is to design and produce IC products that are the industry's best value for Data, Audio, Video, and Internet/Intranet applications. To achieve this goal, we have built an organization that is able to develop chipsets in response to the evolving technology requirements of our customers while still delivering products that meet their cost requirements.

Products

We offer only products that satisfy high performance requirements and which are compatible with major hardware and software standards. Our currently available and soon to be released products are based on our proprietary designs and deliver high quality, high performance chipsets that comply with modern communication standards and Ethernet networking standards.

Contact Windows

For additional information about DAVICOM products, contact the Sales department at:

Headquarters

Hsin-chu Office:

No.6 Li-Hsin Rd. VI,
Science-based Park,
Hsin-chu City, Taiwan, R.O.C.
TEL: + 886-3-5798797
FAX: + 886-3-5646929
MAIL: sales@davicom.com.tw
HTTP: <http://www.davicom.com.tw>

WARNING

Conditions beyond those listed for the absolute maximum may destroy or damage the products. In addition, conditions for sustained periods at near the limits of the operating ranges will stress and may temporarily (and permanently) affect and damage structure, performance and/or function.