

DP7304B/DP8304B 8-Bit TRI-STATE® Bidirectional Transceiver (Non-Inverting)

General Description


The DP73048B/DP8304B are high speed Schottky 8-bit TRI-STATE bidirectional transceivers designed to provide bidirectional drive for bus oriented microprocessor and digital communications systems. They are all capable of sinking 16 mA on the A ports and 48 mA on the B ports (bus ports). PNP inputs for low input current and an increased output high (VOH) level allow compatibility with MOS, CMOS, and other technologies that have a higher threshold and less drive capabilities. In addition, they all feature glitch-free power up/down on the B port preventing erroneous glitches on the system bus in power up or down.

DP7304B/DP8304B are featured with Transmit/Receive (T/\overline{R}) and Chip Disable (CD) inputs to simplify control logic.


Features

- 8-bit bidirectional data flow reduces system package count
- Bidirectional TRI-STATE inputs/outputs interface with bus oriented systems
- PNP inputs reduce input loading
- Output high voltage interfaces with TTL, MOS, and CMOS
- 48 mA/300 pF bus drive capability
- Pinouts simplify system interconnections
- Transmit/Receive and chip disable simplify control logic
- Compact 20-pin dual-in-line package
- Bus port glitch free power up/down

Logic and Connection Diagrams



Dual-In-Line Package



Top View

Order Number DP7304BJ, DP8304BJ, DP8304BN or DP8304BWM See NS Package Number J20A, N20A or M20B

Logic Table

Inputs		Resulting Conditions		
Chip Disable	Transmit/Receive	A Port B Port		
0	0	OUT	IN	
0	1	IN	OUT	
1	Х	TRI-STATE	TRI-STATE	

X = Don't Care

TRI-STATE® is a registered trademark of National Semiconductor Corp

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Output Voltage	5.5V
Storage Temperature	-65°C to $+150$ °C
Maximum Power Dissipation* at 25°C	
Cavity Package	1667 mW

Molded Package 1832 mW
Lead Temperature (soldering, 4 sec.) 260°C

*Derate cavity package 11.1 mW/°C above 25°C; derate molded package 14.7 mW/°C above 25°C.

Recommended Operating Conditions

Min	Max	Units
4.5	5.5	V
4.75	5.25	V
-55	125	°C
0	70	°C
	4.5 4.75 -55	4.5 5.5 4.75 5.25 -55 125

DC Electrical Characteristics (Notes 2 and 3)

Symbol	Parameter	Conditions		Min	Тур	Max	Units	
A PORT	(A0-A7)							
V _{IH}	Logical "1" Input Voltage	$CD = V_{IL}, T/\overline{R} =$	2.0V		2.0			V
V _{IL}	Logical "0" Input Voltage	$CD = V_{IL}, T/\overline{R} =$	2.0V	DP8304B			0.8	٧
				DP7304B			0.7	٧
V _{OH}	Logical "1" Output Voltage	$CD = V_{IL}, T/\overline{R} =$	V _{IL}	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -1.15	V _{CC} -0.7		٧
				$I_{OH} = -3 \text{ mA}$	2.7	3.95		٧
V _{OL}	Logical "0" Output Voltage	$CD = T/\overline{R} = V_{IL}$	I _{OL} = 16 mA (8	304B)		0.35	0.5	٧
			I _{OL} = 8 mA (bo	oth)		0.3	0.4	٧
I _{OS}	Output Short Circuit Current		$CD = V_{IL}, T/\overline{R} = V_{IL}, V_O = 0V,$ $V_{CC} = Max (Note 4)$		-10	-38	-75	mA
I _{IH}	Logical "1" Input Current	$CD = V_{IL}, T/\overline{R} =$	$CD = V_{IL}, T/\overline{R} = 2.0V, V_{IH} = 2.7V$			0.1	80	μΑ
II	Input Current at Maximum Input Voltage	$CD = 2.0V, V_{CC} =$	$CD = 2.0V, V_{CC} = Max, V_{IH} = 5.25V$				1	mA
I _{IL}	Logical "0" Input Current	$CD = V_{IL}, T/\overline{R} = 2.0V, V_{IN} = 0.4V$			-70	-200	μΑ	
V _{CLAMP}	Input Clamp Voltage	$CD = 2.0V, I_{IN} = -12 \text{ mA}$			-0.7	-1.5	٧	
I _{OD}	Output/Input	$CD = 2.0V \qquad \qquad V_{\mathsf{IN}} = 0.4V$				-200	μΑ	
	TRI-STATE Current		$V_{IN} = 4.0V$				80	μΑ
B PORT	(B0-B7)							
V _{IH}	Logical "1" Input Voltage	$CD = V_{IL}, T/\overline{R} =$	V_{IL}		2.0			٧
V _{IL}	Logical "0" Input Voltage	$CD = V_{IL}, T/\overline{R} =$	V _{IL}	DP8304B			0.8	٧
				DP7304B			0.7	٧
V _{OH}	Logical "1" Output Voltage	$CD = V_{IL}, T/\overline{R} =$	2.0V	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -1.15	V _{CC} -0.8		٧
				$I_{OH} = -5 \text{ mA}$	2.7	3.9		٧
				$I_{OH} = -10 \text{ mA}$	2.4	3.6		٧
V _{OL}	Logical "0" Output Voltage	$CD = V_{IL}, T/\overline{R} =$	2.0V	$I_{OL} = 20 \text{ mA}$		0.3	0.4	٧
				$I_{OL} = 48 \text{ mA}$		0.4	0.5	٧
I _{OS}	Output Short Circuit Current	$CD = V_{IL}, T/\overline{R} = V_{CC} = Max (Note)$			-25	-50	-150	mA

Symbol	Parameter	Conditions		Min	Тур	Max	Units
B PORT (I	B0-B7) (Continued)						
I _{IH}	Logical "1" Input Current	$CD = V_{IL}, T/\overline{R} = V_{IL}, V_{IH} = 2$	2.7V		0.1	80	μΑ
l _l	Input Current at Maximum Input Voltage	$CD = 2.0V$, $V_{CC} = Max$, $V_{IH} =$	= 5.25V			1	mA
I _{IL}	Logical "0" Input Current	$CD = V_{IL}, T/\overline{R} = V_{IL}, V_{IN} = 0$.4V		-70	-200	μΑ
V _{CLAMP}	Input Clamp Voltage	$CD = 2.0V, I_{1N} = -12 \text{ mA}$			-0.7	-1.5	٧
I _{OD}	Output/Input	CD = 2.0V	$V_{IN} = 0.4V$			-200	μΑ
	TRI-STATE Current		$V_{IN} = 4.0V$			+200	μΑ
CONTRO	L INPUTS CD, T/R						
V _{IH}	Logical "1" Input Voltage			2.0			٧
V _{IL}	Logical "0" Input Voltage		DP8304B			0.8	٧
			DP7304B			0.7	٧
I _{IH}	Logical "1" Input Current	V _{IH} = 2.7V			0.5	20	μΑ
II	Maximum Input Current	$V_{CC} = Max, V_{IH} = 5.25V$				1.0	mA
I _{IL}	Logical "0" Input Current	$V_{IL} = 0.4V$	T/R		-0.1	-0.25	mA
			CD		-0.25	-0.5	mA
V _{CLAMP}	Input Clamp Voltage	$I_{IN} = -12 \text{ mA}$			-0.8	-1.5	٧
POWER S	SUPPLY CURRENT						
Icc	Power Supply Current	$CD = 2.0V, V_{IN} = 0.4V, V_{CC} = Max$			70	100	mA
		$CD = V_{INA} = 0.4V, T/\overline{R} = 2V, V_{CC} = Max$			90	140	mA

AC Electrical Characteristics $V_{CC} = 5V, T_A = 25^{\circ}C$

Symbol	Parameter	Conditions	Min	Тур	Max	Units		
A PORT DATA/MODE SPECIFICATIONS								
t _{PDHLA}	Propagation Delay to a Logical "0" from B Port to A Port	CD = 0.4V, T/ \overline{R} = 0.4V (Figure A) R1 = 1k, R2 = 5k, C1 = 30 pF		14	18	ns		
t _{PDLHA}	Propagation Delay to a Logical "1" from B Port to A Port	CD = 0.4V, T/ \overline{R} = 0.4V (Figure A) R1 = 1k, R2 = 5k, C1 = 30 pF		13	18	ns		
t _{PLZA}	Propagation Delay from a Logical "0" to TRI-STATE from CD to A Port	B0 to B7 = 0.4V, T/\overline{R} = 0.4V (Figure C) S3 = 1, R5 = 1k, C4 = 15 pF		11	15	ns		
t _{PHZA}	Propagation Delay from a Logical "1" to TRI-STATE from CD to A Port	B0 to B7 = 2.4V, T/\overline{R} = 0.4V (Figure C) S3 = 0, R5 = 1k, CR = 15 pF		8	15	ns		
t _{PZLA}	Propagation Delay from TRI-STATE to a Logical "0" from CD to A Port	B0 to B7 = 0.4V, T/\overline{R} = 0.4V (Figure C) S3 = 1, R5 = 1k, C4 = 30 pF		27	35	ns		
t _{PZHA}	Propagation Delay from TRI-STATE to a Logical "1" from CD to A Port	B0 to B7 = 2.4V, T/\overline{R} = 0.4V (Figure C) S3 = 0, R5 = 5k, C4 = 30 pF		19	25	ns		
B PORT D	ATA/MODE SPECIFICATIONS							
t _{PDHLB}	Propagation Delay to a Logical "0" from A Port to B Port	CD = 0.4V, T/ \overline{R} = 2.4V (Figure A) R1 = 100 Ω , R2 = 1k, C1 = 300 pF R1 = 667 Ω , R2 = 5k, C1 = 45 pF		18 11	23 18	ns ns		
t _{PDLHB}	Propagation Delay to a Logical "1" from A Port to B Port	CD = $0.4V$, T/\overline{R} = $2.4V$ (Figure A) R1 = 100Ω , R2 = 1k, C1 = 300 pF R1 = 667Ω , R2 = 5 k, C1 = 45 pF		16 11	23 18	ns ns		

AC E Symbol	lectrical Characteristics V _{CC}	= 5V, T _A = 25°C (Continued) Conditions	Min	Тур	Max	Units
	DATA/MODE SPECIFICATIONS (Continued)		IVIIII	I y P	IVIAX	Onits
t _{PLZB}	Propagation Delay from a Logical "0" to TRI-STATE from CD to B Port	A0 to A7 = 0.4V, T/\overline{R} = 2.4V (Figure C) S3 = 1, R5 = 1k, C4 = 15 pF		13	18	ns
t _{PHZB}	Propagation Delay from a Logical "1" to TRI-STATE from CD to B Port	A0 to A7 = 2.4V, T/\overline{R} = 2.4V (Figure C) S3 = 0, R5 = 1k, C4 = 15 pF		8	15	ns
t _{PZLB}	Propagation Delay from TRI-STATE to a Logical "0" from CD to B Port	A0 to A7 = 0.4V, T/\overline{R} = 2.4V (Figure C) S3 = 1, R5 = 100 Ω , C4 = 300 pF S3 = 1, R5 = 667 Ω , C4 = 45 pF		32 16	40 22	ns ns
t _{PZHB}	Propagation Delay from TRI-STATE to a Logical "1" from CD to B Port	A0 to A7 = 2.4V, T/\overline{R} = 2.4V (Figure C) S3 = 0, R5 = 1k, C4 = 300 pF S3 = 0, R5 = 5k, C4 = 45 pF		26 14	35 22	ns ns
TRANSM	IT/RECEIVE MODE SPECIFICATIONS			•		
t _{TRL}	Propagation Delay from Transmit Mode to Receive a Logical "0", T/R to A Port	CD = $0.4V$ (Figure B) S1 = 0 , R4 = 100Ω , C3 = 5 pF S2 = 1 , R3 = 1 k, C2 = 30 pF		30	40	ns
t _{TRH}	Propagation Delay from Transmit Mode to Receive a Logical "1", T/R to A Port	CD = 0.4V, (Figure B) S1 = 1, R4 = 100Ω , C3 = 5 pF S2 = 0, R3 = 5k, C2 = 30 pF		28	40	ns
t _{RTH}	Propagation Delay from Receive Mode to Transmit a Logical "1", T/R to B Port	CD = 0.4V (Figure B) S1 = 0, R4 = 1k, C3 = 300 pF S2 = 1, R3 = 300Ω, C2 = 5 pF		28	40	ns


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: Unless otherwise specified, min/max limits apply across the supply and temperature range listed in the table of Recommended Operating Conditions. All typical values given are for $V_{CC}=5V$ and $T_A=25^{\circ}C$.

Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.

Note 4: Only one output at a time should be shorted.


Switching Time Waveforms and AC Test Circuits




Note: C1 includes test fixture capacitance.

FIGURE A. Propagation Delay from A Port to B Port or from B Port to A Port

Switching Time Waveforms and AC Test Circuits (Continued)




TL/F/8793-5




Note: C2 and C3 include test fixture capacitance.

TL/F/8793-6

FIGURE B. Propagation Delay from T/\overline{R} to A Port or B Port







TL/F/8793-8

Note: C4 includes test fixture capacitance.

Port input is in a fixed logical condition. See AC table.

FIGURE C. Propagation Delay to/from TRI-STATE from CD to A Port or B Port





Physical Dimensions inches (millimeters) (Continued) 1.013-1.040 (25.73 - 26.42) 0.092×0.030 (2.337 × 0.762) MAX DP 0.032 ±0.005 20 19 18 17 16 15 14 13 12 11 20 19 (0.813±0.127) 0.260 ±0.005 PIN NO. 1 IDENT PIN NO. 1 IDENT (6.604 ±0.127) 0.280 **OPTION 1** (7.112) MIN 1 2 3 4 5 6 7 8 9 10 0.090 0.300-0.320 OPTION 2 (2.286)(7.620-8.128) 0.060 NOM (1.524) 0.040 OPTION 2 4° (4X) 0.130 0.005 (1.016) 0.065 (3.302 0.127) (1.651) 0.145-0.200 (3.683-5.080) 0.009-0.015 90°±0.004 (0.229-0.381) TYP 0.060 ± 0.005 0.020 0.100 ± 0.010 0.125-0.140 (0.508) 0.018 ± 0.003 (2.540 ± 0.254) (3.175 - 3.556) $0.325 \begin{array}{l} +0.040 \\[-4pt] -0.015\end{array}$ (1.524 ± 0.127) (0.457 ± 0.076) (8.255 +1.016)

Molded Dual-In-Line Package (N) Order Number DP8304BN NS Package Number N20A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

N20A (REV G)



National Semiconductor

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

http://www.national.com

National Semiconductor Europe

Fax: +49 (0) 180-530 85 86 Fax: +49 (0) 180-530 so so Email: europe.support@nsc.com Deutsch Tel: +49 (0) 180-530 85 85 English Tel: +49 (0) 180-532 78 32 Français Tel: +49 (0) 180-532 95 58 Italiano Tel: +49 (0) 180-534 16 80

National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon

Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2308
Fax: 81-043-299-2408