

DP7308/DP8308 8-Bit TRI-STATE® Bidirectional Transceiver (Non-Inverting)

General Description


The DP7308/DP8308 are high speed Schottky 8-bit TRI-STATE bidirectional transceivers designed to provide bidirectional drive for bus oriented microprocessor and digital communications systems. They are all capable of sinking 16 mA on the A ports and 48 mA on the B ports (bus ports). PNP inputs for low input current and an increased output high (V_{OH}) level allow compatibility with MOS, CMOS, and other technologies that have a higher threshold and less drive capabilities. In addition, they all feature glitch-free power up/down on the B port preventing erroneous glitches on the system bus in power up or down.

DP7308/DP8308 are featured with Transmit $(\overline{1})$ and Receive (R) control inputs.

Features

- 8-bit bidirectional data flow reduces system package count
- Bidirectional TRI-STATE inputs/outputs interface with bus oriented systems
- PNP inputs reduce input loading
- Output high voltage interfaces with TTL, MOS, and CMOS
- 48 mA/300 pF bus drive capability
- Pinouts simplify system interconnections
- Independent T and R controls for versatility
- Compact 20-pin dual-in-line package
- Bus port glitch free power up/down

Logic and Connection Diagrams




Logic Table

Control Inputs		Resulting Conditions				
Transmit	Receive	A Port	B Port			
1	0	OUT	IN			
0	1	IN	OUT			
1	1	TRI-STATE	TRI-STATE			
0	0	Both Active*				

^{*}This is not an intended logic condition and may cause oscillations.

Dual-In-Line Package



TL/F/8795-2

Top View
Order Number DP7308J, DP8308J
or DP8308N
See NS Package Number J20A or N20A

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales

Office/Distributors for availability and specification					
Supply Voltage	7V				
Input Voltage	5.5V				
Output Voltage	5.5V				
Storage Temperature	-65°C to +150°C				
Maximum Power Dissination* at 25°C					

Cavity Package 1667 mW Molded Package 1832 mW Lead Temperature (soldering, 4 sec.) 260°C

Recommended Operating Conditions

	Min	Max	Units		
Supply Voltage (V _{CC})					
DP7308	4.5	5.5	٧		
DP8308	4.75	5.25	٧		
Temperature (T _A)					
DP7308	-55	+ 125	°C		
DP8308	0	+ 70	°C		

DC Electrical Characteristics (Notes 2 and 3)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
A PORT	(A0-A7)						
ViH	Logical "1" Input Voltage	$\overline{T} = V_{IL}, \overline{R} = 2.0V$		2.0			٧
V _{IL} Logical "0" Input Voltage	Logical "0" Input Voltage	$\overline{T} = V_{IL}, \overline{R} = 2.0V$	DP8308			0.8	٧
		DP7308			0.7	٧	
V _{OH}	Logical "1" Output Voltage	$\overline{T} = 2.0V, \overline{A} = V_{ L}$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -1.15	V _{CC} -0.7		٧
			$I_{OH} = -3 \text{ mA}$	2.7	3.95		V
V _{OL}	Logical "0" Output Voltage		$I_{OL} = 16 \text{ mA } (8308)$		0.35	0.5	٧
		$\overline{R} = V_{IL}$	I _{OL} = 8 mA (both)		0.3	0.4	٧
los	Output Short Circuit Current	$\overline{T} = 2.0V, \overline{R} = V_{IL}, V_O = 0V$ $V_{CC} = Max (Note 4)$		-10	-38	-75	mA
l _{IH}	Logical "1" Input Current	$\overline{T} = V_{JL}, \overline{R} = 2.0V, V_{IH} = 2.7$	V		0.1	80	μΑ
կ	Input Current at Maximum Input Voltage	$\overline{R} = \overline{T} = 2.0V, V_{CC} = Max, V$			1	mA	
I _{IL}	Logical "0" Input Current	$\overline{T} = V_{jL}, \overline{R} = 2.0V, V_{jN} = 0.4$	V		-70	-200	μΑ
VCLAMP	Input Clamp Voltage	$\overline{T} = \overline{R} = 2.0V$, $I_{IN} = -12 \text{ m/s}$	1		-0.7	-1.5	٧
lop	Output/Input TRI-STATE Current	$\overline{T} = \overline{R} = 2.0V$	$V_{IN} = 0.4V$			-200	μΑ
			V _{IN} = 4.0V			80	μΑ
B PORT	(B0-B7)						
V _{IH}	Logical "1" Input Voltage	$\overline{T} = 2.0V, \overline{R} = V_{IL}$		2.0			V
V _{IL}	Logical "0" Input Voltage	$\overline{T} = 2.0V, \overline{R} = V_{IL}$	DP8308			0.8	V
			DP7308			0.7	٧
V _{OH}	Logical "1" Output Voltage	$\overline{T} = V_{IL}, \overline{R} = 2.0V$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -1.15	V _{CC} -0.8		٧
			$I_{OH} = -5 \text{ mA}$	2.7	3.9		V
			$I_{OH} = -10 \text{ mA}$	2.4	3.6		٧
V _{OL}	Logical "0" Output Voltage	$\overline{T} = V_{IL}, \overline{R} = 2.0V$	I _{OL} = 20 mA		0.3	0.4	٧
			I _{OL} = 48 mA		0.4	0.5	٧
los	Output Short Circuit Current	$\overline{T} = V_{IL}, \overline{R} = 2.0V, V_O = 0V,$ $V_{CC} = Max (Note 4)$		-25	-50	-150	mA
lін	Logical "1" Input Current	$\bar{T} = 2.0V, \bar{R} = V_{IL}, V_{IH} = 2.7V$			0.1	80	μΑ
l _l	Input Current at Maximum Input Voltage	$\overline{T} = \overline{R} = 2.0V$, $V_{CC} = Max$, $V_{IH} = 5.25V$				1	mA
l _{IL}	Logical '0" Input Current	$\overline{T} = 2.0V$, $\overline{R} = V_{IL}$, $V_{IN} = 0.4$		-70	-200	μΑ	
VCLAMP	Input Clamp Voltage	$\overline{T} = \overline{R} = 2.0 \text{V}, I_{1N} = -12 \text{ m/s}$			-0.7	-1.5	٧
lop	Output/Input	$\overline{T} = \overline{R} = 2.0V$	V _{IN} = 0.4V			-200	μΑ
-	TRI-STATE Current		V _{IN} = 4.0V			+200	μА

^{*}Derate cavity package 11.1 mW/°C above 25°C; derate molded package 14.7 mW/°C above 25°C.

Symbol	Parameter		Condition	8		Min	Тур	<u> </u>	Max	Unit
CONTRO	L INPUTS T, R									
V _{IH}	Logical "1" Input Voltage					2.0				٧
V _{IL}	Logical "0" Input Voltage			DF	9308				8.0	٧
				DI	7308				0.7	٧
l _{IH}	Logical "1" Input Current	V _{IH} = 2.7	v				0.5	5 20		μΑ
l _l	Maximum Input Current	V _{CC} = Ma	$v_{IH} = 5.25V$	· · · · · · · · · · · · · · · · · · ·				1.0		m/
I _{IL}	Logical "0" Input Current V _{IL} = 0.4		/	R			-0.	1 .	-0.25	m/
				Ŧ			-0.2	5 -0.5		m/
VCLAMP	Input Clamp Voltage	I _{IN} = -12 mA					-0.8 -		-1.5	٧
POWER S	SUPPLY CURRENT									
lcc	Power Supply Current	T = R = 2	$2.0V, V_{ N} = 0.4$	V, V _{CC} =	Max		70		100	m/
		$\overline{T} = V_{\text{INA}} = 0.4V, \overline{R} = 2V, V_{\text{CC}} = \text{Max}$					90		140	
AC EI	ectrical Characteri	stics vcc	= 5V, T _A = 25	5°C						
Symbol	Parameter			Condition	8		Min	Тур	Max	Uni
A PORT D	ATA/MODE SPECIFICATION	s								
^t PDHLA	Propagation Delay to a Logic B Port to A Port	al "0" from	$\overline{T} = 2.4V, \overline{R}$ $R1 = 1k, R2$:		14	18	n
[†] PDLHA	Propagation Delay to a Logic B Port to A Port	al "1" from			0.4V <i>(Figure A)</i> 5k, C1 = 30 pF			13	18	n
^t PLZA	Propagation Delay from a Lo	gical "0" to		-	, T = 2.4V <i>(Figure B)</i> <, C4 = 15 pF			11	15	n:
t _{PHZA}	Propagation Delay from a Lo	gical "1" to	B0 to B7 = 2.4V, T = 2.4V (Figure B) S3 = 0, R5 = 1k, C4 = 15 pF				8	15	n	
t _{PZLA}	Propagation Delay from TRI- a Logical "0" from R to A Po		B0 to B7 = 0.4V, T = 2.4V (Figure B) S3 = 1, R5 = 1k, C4 = 30 pF				24	35	n	
[‡] PZHA	Propagation Delay from TRI- a Logical "1" from R to A Po	STATE to	B0 to B7 = 2.4V, T = 2.4V (Figure B) S3 = 0, R5 = 5k, C4 = 30 pF				21	30	n	
B PORT D	ATA/MODE SPECIFICATION								·	L
t _{PDHLB}	Propagation Delay to a Logic		$\overline{T} = 0.4V, \overline{R}$	= 2.4V (Fi	gure A)					
7 51165	A Port to B Port	$R1 = 100\Omega$, $R2 = 1k$, $C1 = 300 pF$					18	23	n	
		$H1 = 667\Omega$,		11	18	n				
^t PDLHB	Propagation Delay to a Logical "1" from A Port to B Port		$\overline{T} = 0.4V, \overline{R}$ $R1 = 100\Omega,$	•	•	0 ρF		16	23	n
	, , , , , , , , , , , , , , , , , , ,	$R1 = 667\Omega$, $R2 = 5k$, $C1 = 45 pF$					11	18	n	
t _{PLZB}	Propagation Delay from a Logical "0" to TRI-STATE from T to B Port		A0 to A7 = 0.4V, \overline{R} = 2.4V (Figure B) S3 = 1, R5 = 1k, C4 = 15 pF				13	18	n	
t _{PHZB}	Propagation Delay from a Lo TRI-STATE from T to B Port	gical "1" to	A0 to A7 = 2.4V, \overline{R} = 2.4V (Figure B) S3 = 0, R5 = 1k, C4 = 15 pF					8	15	n
[†] PZLB	Propagation Delay from TRI- a Logical ''0'' from T to B Por		A0 to A7 = 0 S3 = 1, R5 = S3 = 1, R5 =		25 17	35 25	n			
t _{PZHB}	Propagation Delay from TRI- a Logical "1" from T to B Po		S3 = 0, R5 =	A0 to A7 = 2.4V, \overline{R} = 2.4V (Figure B) S3 = 0, R5 = 1k, C4 = 300 pF S3 = 0, R5 = 5k, C4 = 45 pF				24 17	35 25	n

TL/F/8795-6

AC Electrical Characteristics (Continued)


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified, min/max limits apply across the supply and temperature range listed in the table of Recommended Operating Conditions. All typical values given are for V_{CC} = 5V and T_A = 25°C.

Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.

Note 4: Only one output at a time should be shorted.

Switching Time Waveforms and AC Test Circuits




PULSE GENERATOR

DEVICE UNDER TEST

TL/F/8795-4

Note: C1 includes test fixture capacitance.

FIGURE A. Propagation Delay from A Port to B Port or from B Port to A Port



Note: C4 includes test fixture capacitance. Port input is in a fixed logical condition. See AC Table. FIGURE B. Propagation Delay to/from TRI-STATE from $\overline{\mathbf{R}}$ to A Port and $\overline{\mathbf{T}}$ to B Port