PRELIMINARY

August 1989

DP8402A/DP8403/DP8404/DP8405 32-Bit Parallel Error Detection and Correction Circuits (EDAC's)

General Description

The DP8402A, DP8403, DP8404 and DP8405 devices are 32-bit parallel error detection and correction circuits (EDACs) in 52-pin DP8402A and DP8403 or 48-pin DP8404 and DP8405 600-mil packages. The EDACs use a modified Hamming code to generate a 7-bit check word from a 32-bit data word. This check word is stored along with the data word during the memory write cycle. During the memory read cycle, the 39-bit words from memory are processed by the EDACs to determine if errors have occurred in memory. Single-bit errors in the 32-bit data word are flagged and cor-

Single-bit errors in the 7-bit check word are flagged, and the CPU sends the EDAC through the correction cycle even though the 32-bit data word is not in error. The correction cycle will simply pass along the original 32-bit data word in this case and produce error syndrome bits to pinpoint the error-generating location.

Double bit errors are flagged but not corrected. These errors may occur in any two bits of the 39-bit word from memory (two errors in the 32-bit data word, two errors in the 7-bit check word, or one error in each word). The gross-error

condition of all lows or all highs from memory will be detected. Otherwise, errors in three or more bits of the 39-bit word are beyond the capabilities of these devices to detect.


Read-modify-write (byte-control) operations can be performed with the DP8402A and DP8403 EDACs by using output latch enable, $\overline{\text{LEDBO}}$, and the individual $\overline{\text{OEB0}}$ thru $\overline{\text{OEB3}}$ byte control pins.

Diagnostics are performed on the EDACs by controls and internal paths that allow the user to read the contents of the DB and CB input latches. These will determine if the failure occurred in memory or in the EDAC.

Features


- Detects and corrects single-bit errors
- Detects and flags double-bit errors
- Built-in diagnostic capability
- Fast write and read cycle processing times
- Byte-write capability . . . DP8402A and DP8403
- Fully pin and function compatible with TI's SN74ALS632A thru SN74ALS635 series

System Environment



TRI-STATE® is a registered trademark of National Semiconductor Corp





Device	Package	Byte-Write	Output
DP8402A	52-pin	yes	TRI-STATE®
DP8403	52-pin	yes	Open-Collector
DP8404	48-pin	no	TRI-STATE
DP8405	48-nin	no	Open-Collector



MERR [

LEDBO [

CB4 □

OECB □ 26

Top View

52 V_{CC} 51 S1 48 V_{CC} 47 S1 MERR 🗆 ERR [50 S0 49 DB31 ERR 🗆 DB0 □ 3 46 🗖 S0 45 DB31 44 DB30 DB0 🗆 DB1 48 DB30 47 DB29 DB1 🗆 DB2 5 DB2 43 🗖 DB29 DB3 □ 6 46 DB28 45 DB27 DB3 🗆 DB4 □ 42 🗖 DB28 DB4 41 DB27 DB5 44 🗖 DB26 DB5 OEDB 🗖 9 40 DB26 43 🗖 OEB3 OEB0 □ DB6 39 DB25 DB6 42 DB25 DB7 🗖 11 38 🗖 DB24 DB7 41 DB24 37 GND 36 DB23 GND 🗆 GND □ 40 GND 39 🗖 DB23 DB8 DB8 🗖 DB9 🗖 14 DB9 🗆 38 🗖 DB22 35 🗖 DB22 37 OEB2 36 DB21 DB10 🗆 34 🗖 DB21 0EB1 □ 33 DB20 DB10 □ DB11 🗖 16 35 DB20 34 DB19 DB11 🗆 32 DB19 DB12 🗖 17 DB12 🗆 DB13 □ 31 □ DB18 33 DB18 32 DB17 DB13 🗆 30 DB17 DB14 🗆 29 DB16 28 CB0 DB14 DB15 31 DB16 30 CB0 DB15 🗖 22 CB6 □ CB6 CB5 🗖 22 27 🗖 CB1 29 🗖 CB1 CB5 🗖 24 26 CB2 25 CB3 CB4 □

Order Number DP8402AD, DP8403D, DP8404D or DP8405D See NS Package Number D48A or D52A


OECB

28 🗖 CB2

27 🗖 CB3

TL/F/8535-10

Plastic Chip Carrier



Top View

TL/F/8535-11

Order Number DP8402AV See NS Package Number V68A

TL/F/8535-3

Top View

Мо	de D	efi	nitions		PCC Pir	n Definition	s DP8402	2 A
MODE	E PIN N	IAMI	E DESCRIPTION		pin 1	V_{CC}	pin 35	OECB
	S1	S0	MODE	OPERATION	2	LEDBO	36	CB3
0	L	L	WRITE	Input dataword and output	3	MERR	37	CB2
			D	checkword	4	ERR	38	CB1
1	L	Н	DIAGNOSTICS	Input various data words against latched	5	DB0	39	CB0
				checkword/output valid	6	DB1	40	DB16
				error flags.	7	DB2	41	DB17
2	Н	L	READ & FLAG	Input dataword and output	8	NC	42	NC
				error flags	9	NC	43	NC
3	Н	Н	CORRECT	Latched input data and	10	NC	44	DB18
				checkword/output	11	DB3	45	DB19
				corrected data and	12	DB4	46	DB20
				syndrome code	13	DB5	47	DB21
Din	Defi	nit	ione		14	OEBO	48	OEB2
F II I S0, S1				ode, see preceding	15	DB6	49	DB22
30, 3			lode Definitions	ode, see preceding	16	DB7	50	DB23
DB0 tl	hru DB3		O port for 32 bit d	ataword.	17	GND	51	GND
	hru CB6			eckword. Also output	18	GND	52	GND
		р	ort for the syndron	ne error code during	19	DB8	53	DB24
			ror correction mo		20	DB9	54	DB25
OEB0				iffer enable. When high,	21	OEB1	55	OEB3
OEB3				t TRI-STATE. Each pin	22	DB10	56	DB26
(DP84 DP840				s. OEB0 controls DB0 ntrols DB8 thru DB15,	23	DB11	57	DB27
040	00)			6 thru DB23 and OEB3	24	DB12	58	DB28
			ontrols DB24 thru		25	DB13	59	NC
LEDB	ō	D	ata word output La	atch enable. When high	26	DB14	60	NC
•	102A,			e Latch. Operates on all	27	NC	61	NC
DP840	_ ′		2 bits of the dataw		28	NC	62	NC
OEDB				for the data I/O port.	29	NC	63	DB29
(DP84 DP840	,		/hen high output b RI-STATE.	uners are at	30	DB15	64	DB30
DP840 DECB				ouffer enable. When	31	NC	65	DB31
CLOD	•			ers are in TRI-STATE	32	CB6	66	S0
			ode.		33	CB5	67	S1
ERR		S		flag, a low indicates at or.	34	CB4	68	V_{CC}
MERF	₹	M		t flag, a low indicates				

TABLE I. Write Control Function

Memory Cycle	EDAC Function	Con S1	Control Data I/O		DB Control OEBn or OEDB	DB Output Latch DP8402A, DP8403 LEDBO	Check I/O	CB Control OECB	Erroi ERR	r Flags MERR
Write	Generate check word	L	L	Input	Н	x	Output check bits†	L	Н	Н

[†]See Table II for details on check bit generation.

Memory Write Cycle Details

During a memory write cycle, the check bits (CB0 thru CB6) are generated internally in the EDAC by seven 16-input parity generators using the 32-bit data word as defined in Table

2. These seven check bits are stored in memory along with the original 32-bit data word. This 32-bit word will later be used in the memory read cycle for error detection and correction.

										T/	۱BL	E II.	Pari	ity A	lgo	rithr	n															
Check Word													32	2-Bit	Dat	a W	ord															
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CB0	Х		Х	Χ		X					Х		Χ	Х	Χ			Χ			Χ		Χ	Х	Χ	Х		Х				Χ
CB1	ĺ			Χ		Χ		Χ		Χ		Χ		Χ	X	X				Χ		Χ		Χ		Χ		Χ			Χ	X
CB2	Х		Χ			Χ	Χ		Χ			Χ	Χ			Χ	Χ		Χ			Χ	Χ		Χ			Χ	Χ	Χ		Χ
CB3	ĺ		Χ	Χ	Χ				Χ	Χ	Χ				Χ	Χ			Χ	Χ	Χ				Χ	Χ	Χ				Χ	Χ
CB4	Х	Χ							X	Χ	Χ	X	Χ	Χ			Χ	Χ							Χ	Χ	Χ	Χ	Χ	Χ		
CB5	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ									Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ								
CB6	Х	Χ	Χ	Χ	X	Χ	X	Х																	Х	Χ	Χ	Χ	Х	Х	X	X

The seven check bits are parity bits derived from the matrix of data bits as indicated by "X" for each bit.

Check bits 0, 1, 2 are odd parity or the exclusive NORing of the "X"ed bits for the particular check bit. Check bits 3, 4, 5, 6 are even parity or the exclusive ORing of the "X"ed bits for the particular check bit.

Memory Read Cycle (Error Detection & Correction Details)

During a memory read cycle, the 7-bit check word is retrieved along with the actual data. In order to be able to determine whether the data from the memory is acceptable to use as presented on the bus, the error flags must be tested to determine if they are at the high level.

The first case in Table III represents the normal, no-error conditions. The EDAC presents highs on both flags. The

next two cases of single-bit errors give a high on $\overline{\text{MERR}}$ and a low on $\overline{\text{ERR}}$, which is the signal for a correctable error, and the EDAC should be sent through the correction cycle. The last three cases of double-bit errors will cause the EDAC to signal lows on both $\overline{\text{ERR}}$ and $\overline{\text{MERR}}$, which is the interrupt indication for the CPU.

TABLE III. Error Function

Total Numb	er of Errors	Erro	r Flags	Data Correction
32-Bit Data Word	7-Bit Check Word	ERR	MERR	Data Con Collon
0	0	Н	Н	Not applicable
1	0	L	Н	Correction
0	1	L	H	Correction
1	1	L	L	Interrupt
2	0	L		Interrupt
0	2	L/	L	Interrupt

The DP8402 check bit syndrome matrix can be seen in TABLE II. The horizontal rows of this matrix generate the check bits by selecting different combinations of data bits, indicated by "X"s in the matrix, and generating parity from them. For instance, parity check bit "0" is generated by EXCLUSIVE NORing the following data bits together; 31, 29, 28, 26, 21, 19, 18, 17, 14, 11, 9, 8, 7, 6, 4, and 0. For example, the data word "00000001H" would generate the check bits CB6-0 = 48H (Check bits 0, 1, 2 are odd parity and check bits 3, 4, 5, 6 are even parity).

During a WRITE operation (mode 0) the data enters the DP8402 and check bits are generated at the check bit input/output port. Both the data word and the check bits are then written to memory.

During a READ operation (mode 2, error detection) the data and check bits that were stored in memory, now possibly in error, are input through the data and check bit I/O ports. New check bits are internally generated from the data word. These new check bits are then compared, by an EXCLU-SIVE NOR operation, with the original check bits that were stored in memory. The EXCLUSIVE NOR of the original check bits, that were stored in memory, with the new check bits is called the syndrome word. If the original check bits are the same as the new check bits, a no error condition, then a syndrome word of all ones is produced and both error flags (ERR and MERR) will be high. The DP8402 matrix encodes errors as follows:

TABLE IV. Read, Flag, and Correct Function

	TABLETT. Head, Hag, and correct function												
Memory Cycle	EDAC Function	Cor S1	trol S0	Data I/O	DB Control OEBn or OEDB	DB Output Latch DP8402A, DP8403 LEDBO	Check I/O	CB Control OECB	Error Flags ERR MERR				
Read	Read & flag	Н	L	Input	Н	X	Input	Н	Enabled†				
Read	Latch input data and check bits	Н	Н	Input data latched	Н	L	Input check word latched	Н	Enabled†				
Read	Output corrected data & syndrome bits	Н	Н	Output corrected data word	L	×	Output syndrome bits‡	L	Enabled†				

†See Table III for error description.

\$See Table V for error location.

Memory Read Cycle (Error Detection & Correction Details) (Continued)

- 1) Single data bit errors cause 3 or 5 bits in the syndrome word to go low. The columns of the check bit syndrome matrix (TABLE II) are the syndrome words for all single bit data errors in the 32 bit word (also see TABLE V). The data bit in error corresponds to the column in the check bit syndrome matrix that matches the syndrome word. For instance, the syndrome word indicating that data bit 31 is in error would be (CB6-CB0) = "0001010", see the column for data bit 31 in TABLE II, or see TABLE V. During mode 3 (S0 = S1 = 1) the syndrome word is decoded, during single data bit errors, and used to invert the bit in error thus correcting the data word. The corrected word is made available on the data I/O port (DB0 thru DB31), the check word I/O port (CB0 thru CB6) presents the 7-bit syndrome error code. This syndrome error code can be used to locate the bad memory chip.
- 2) A single check bit error will cause that particular check bit to go low in the syndrome word.
- 3) A double bit error will cause an even number of bits in the syndrome word to go low. The syndrome word will then be the EXCLUSIVE NOR of the two individual syndrome words corresponding to the 2 bits in error. The two-bit error is not correctable since the parity tree can only identify single bit errors.

If any of the bits in the syndrome word are low the "ERR" flag goes low. The "MERR" (dual error) flag goes low during any double bit error conditions. (See Table III).

Three or more simultaneous bit errors can cause the EDAC to believe that no error, a correctable error, or an uncorrectable error has occurred and will produce erroneous results in all three cases. It should be noted that the gross-error conditions of all lows and all highs will be detected.

TABLE V. Syndrome Decoding

Syndrome Bits	Error	Syndrome Bits	Error	Syndrome Bits	Error	Syndrome Bits	Error
6 5 4 3 2 1 0		6 5 4 3 2 1 0		6 5 4 3 2 1 0	EIIOI	6 5 4 3 2 1 0	
	unc 2-bit 2-bit unc		2-bit unc DB7 2-bit	H L L L L L L H L L L L L H H L L L L H L H L L L L	2-bit unc unc 2-bit	H H L L L L L L L L L L L L L L L L L L	2-bit
	2-bit unc unc 2-bit		DB6 2-bit 2-bit DB5	H L L L H L L H L L L H L H H L L L H H L H L L L H H H	unc 2-bit 2-bit unc	H H L L H L L H H L L H L H H H L L H H L H H L L H H H	2-bit DB22 DB21 2-bit
L L L H L L L L L L H L L H L L L H L H	2-bit unc DB31 2-bit	L H L H L L L L H L H L L H L H L H L H	DB4 2-bit 2-bit DB3	H L L H L L L H L L H L L H H L L H L H	unc 2-bit 2-bit DB15	H H L H L L L H H L H L L H H H L H L H	DB19
L L L H H L L L L L H H L H L L L H H H L L L L H H H H	unc 2-bit 2-bit DB30	L H L H H L L L H L H H H L L H L H H H H	2-bit DB2 unc 2-bit	H L L H H L L H L L H H H L H L L H H H H	2-bit unc DB14 2-bit	H H L H H L L H H L H H L H H H L H H H L H H L H H H H	DB18 2-bit 2-bit CB4
L L H L L L L L L H L L L H L L H L L H L L L H L L H H	2-bit unc DB29 2-bit	L H H L L L L L H H L L L H L H H L L H L L H H L L H H	DB0 2-bit 2-bit unc	H L H L L L L H L H L L L H H L H L L H L H L H L	unc 2-bit 2-bit DB13	H H H L L L L H H H H L L L H H H H L L H L H H H L L H H	unc
L L H L H L L L L H L H L H L L H L H H L L L H L H	DB28 2-bit 2-bit DB27	L H H L H L L L H H L H L H L H H L H H L L H H L H H H	2-bit DB1 unc 2-bit	H L H L H L L H L H L H L H H L H L H H L H L H L	2-bit DB12 DB11 2-bit	H H H L H L L H H H L H L H H H H L H H L H H H L H H H	DB17 2-bit 2-bit CB3
L L H H L L L L L H H L L H L L H H L H L	DB26 2-bit 2-bit DB25	L	2-bit unc unc 2-bit	H L H H L L L H L H H L L H H L H H L H L	2-bit DB10 DB9 2-bit	H H H H L L L H H H H H L L H H H H H L H L	unc 2-bit 2-bit CB2
L L H H H L L L L H H H L H L L H H H H	2-bit DB24 unc 2-bit	L H H H H L L L H H H H H L H L H H H H	unc 2-bit 2-bit CB6	H L H H H L L H L H H H L H H L H H H H	DB8 2-bit 2-bit CB5	H H H H H L L H H H H H H L H H H H H H	CB0

 $CB\ X = error\ in\ check\ bit\ X$

 $DB\ Y = error\ in\ data\ bit\ Y$

 $\hbox{2-bit} = \hbox{double-bit error}$

unc = uncorrectable multibit error

			TA	BLE VI. Read	d-Modify	-Write Functio	n		
MEMORY CYCLE	EDAC FUNCTION	CONT	TROL S0	BYTEn†	ŌEBn†	DB OUTPUT LATCH LEDBO	CHECK I/O	CB CONTROL	ERROR FLAG ERR MERR
Read	Read & Flag	Ι	L	Input	Н	Х	Input	Н	Enabled
Read	Latch input data & check bits	Н	Н	Input data latched	Н	L	Input check word latched	Ι	Enabled
	Latch corrected			Output			Hi-Z	Н	
Read	data word into output latch	Н	Н	data word latched	Н	н	Output Syndrome bits	L	Enabled
Modify	Modify appropriate byte or bytes &		L	Input modified BYTE0	Н	н	Output	L	н н
/write	generate new check word	_	_	Ouput unchanged	L		check word		

†ŌEB0 controls DB₀-DB₁ (BYTE0), ŌEB1 controls DB₀-DB₁₅ (BYTE1), ŌEB2 controls DB16-DB23 (BYTE2), ŌEB3 controls DB24-DB31 (BYTE3).

BYTE0

Read-Modify-Write (Byte Control) Operations

The DP8402A and DP8403 devices are capable of bytewrite operations. The 39-bit word from memory must first be latched into the DB and CB input latches. This is easily accomplished by switching from the read and flag mode (S1 = H, SO = L) to the latch input mode (S1 = H, SO = H). The EDAC will then make any corrections, if necessary, to the data word and place it at the input of the output data latch. This data word must then be latched into the output data latch by taking $\overline{\text{LEDBO}}$ from a low to a high.

Byte control can now be employed on the data word through the $\overline{OEB0}$ through $\overline{OEB3}$ controls. $\overline{OEB0}$ controls DB0-DB7 (byte 0), $\overline{OEB1}$ controls DB8-DB15 (byte 1), $\overline{OEB2}$ controls DB16-DB23 (byte 2), and $\overline{OEB3}$ controls DB24-DB31 (byte 3). Placing a high on the byte control will disable the output and the user can modify the byte. If a low is placed on the byte control, then the original byte is allowed to pass onto the data bus unchanged. If the original data word is altered through byte control, a new check word must be generated before it is written back into memory. This is easily accomplished by taking control S1 and S0 low. Table VI lists the read-modify-write functions.

Diagnostic Operations

The DP8402A thru DP8405 are capable of diagnostics that allow the user to determine whether the EDAC or the memory is failing. The diagnostic function tables will help the user to see the possibilities for diagnostic control.

In the diagnostic mode (S1 = L, S0 = H), the checkword is latched into the input latch while the data input remains transparent. This lets the user apply various data words against a fixed known checkword. If the user applies a diagnostic data word with an error in any bit location, the $\overline{\text{ERR}}$ flag should be low. If a diagnostic data word with two errors in any bit location is applied, the $\overline{\text{MERR}}$ flag should be low. After the checkword is latched into the input latch, it can be verified by taking OECB low. This outputs the latched checkword. With the DP8402A and DP8403, the diagnostic data word can be latched into the output data latch and verified. It should be noted that the DP8404 and DP8405 do not have this pass-through capability because they do not contain an output data latch. By changing from the diagnostic mode (S1 = L, S0 = H) to the correction mode (S1 = H, S0 = H), the user can verify that the EDAC will correct the diagnostic data word. Also, the syndrome bits can be produced to verify that the EDAC pinpoints the error location. Table VII DP8402A and DP8403 and Table VIII DP8404 and DP8405 list the diagnostic functions.


TABLE VII. DP8402A, DP8403 Diagnostic Function													
EDAC FUNCTION	CONT	FROL S0	DATA I/O	DB BYTE CONTROL OEBn	DB OUTPUT LATCH LEDBO	CHECK I/O	CB CONTROL OECB	ERROR FLAGS ERR MERR					
Read & flag	Н	L	Input correct data word	Н	Х	Input correct check bits	Н	н н					
Latch input check word while data input latch remains transparent	L	Н	Input diagnostic data word†	Н	L	Input check bits latched	Ħ	Enabled					
Latch diagnostic data word into	L	Н	Input diagnostic	н	Н	Output latched check bits	L	Enabled					
output latch			data word†			Hi-Z	Н						
Latch diagnostic data word into input latch	Н	Н	Input diagnostic data word	Н	Н	Output syndrome bits	L	Enabled					
input lateri			latched			Hi-Z	Н						
Output diagnostic data word & syndrome bits	Н	Н	Output diagnostic data word	L	Н	Output syndrome bits Hi-Z	H	Enabled					
Output corrected diagnostic data word & output syndrome bits	Н	Н	Output corrected diagnostic data word	L	L	Output syndrome bits	L	Enabled					


[†]Diagnostic data is a data word with an error in one bit location except when testing the MERR error flag. In this case, the diagnostic data word will contain errors in two bit locations.

TABLE VIII. DP8404, DP8405 Diagnostic Function

EDAC FUNCTION	CONT S1	TROL S0	DATA I/O	DB CONTROL OEDB	CHECK I/O	DB CONTROL OECB	ERROF ERR	R FLAGS MERR
Read & flag	H	L	Input correct data word	H	Input correct check bits	Н	Н	н
Latch input check bits while data input latch remains transparent	L	Н	Input diagnostic data word†	Н	Input check bits latched	Н	Ena	abled
Output input check bits	L	Н	Input diagnostic data word†	Н	Output input check bits	L	Ena	abled
Latch diagnostic	Т	Н	Input diagnostic	н	Output syndrome bits	L	Fns	abled
input latch			data word latched		Hi-Z	Н	Life	abica
Output corrected diagnostic	Н	Н	Output corrected diagnostic	L	Output syndrome bits	L	Ena	abled
data word			data word		Hi-Z	Н		

[†]Diagnostic data is a data word with an error in one bit location except when testing the MERR error flag. In this case, the diagnostic data word will contain errors in two bit locations.





Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Over Operating Free-Air Temperature Range (unless otherwise noted)

Supply Voltage, V_{CC} (See Note 1) 7V Operating Free-Air Temperature: Military -55° C to $+125^{\circ}$ C Input Voltage: CB and DB 5.5V Commercial 0° to $+70^{\circ}$ C All Others 7V Storage Temperature Range -65° C to $+150^{\circ}$ C

Recommended Operating Conditions

Symbol	Parameter	Conditions		Militar	у	Cc	mmei	rcial	Units
Symbol	Farameter	Conditions	Min	Тур	Max	Min	Тур	Max	Office
V_{CC}	Supply Voltage		4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-Level Input Voltage		2			2			V
V_{IL}	Low-Level Input Voltage				0.8			0.8	V
Гон	High-Level Output Current	ERR Or MERR			-0.4			-0.4	mA
-OH	Trigit Edvor Output Outront	DB Or CB DP8402A, DP8404			-1			-2.6	
loL	Low-Level Output Current	ERR Or MERR			4			8	mA
-OL	Low Lover Output ourront	DB or CB			12	\		24	
t _w	Pulse Duration	LEDBO Low	25			25			ns
		(1) Data And Check Word Before S0 ↑ (S1 = H)	15			10	5)	,	
		(2) SO High Before LEDBO ↑ (S1 = H)†	45			45			
		(3) LEDBO High Before The Earlier of S0 ↓ or S1 ↓ †	0			0			
t _{su}	Setup Time	(4) LEDBO High Before S1 ↑ (S0 = H)	0			0			ns
		(5) Diagnostic Data Word Before S1 ↑ (S0 = H)	15			10			
		(6) Diagnostic Check Word Before The Later Of S1 ↓ or S0 ↑	15			10			
		(7) Diagnostic Data Word Before LEDBO ↑ (S1 = L and S0 = H);	25			20			
		(8) Read-Mode, S0 Low And S1 High	35			30			
		(9) Data And Check Word After S0 ↑ (S1 = H)	20			15			
t _h	Hold Time	(10) Data Word After S1 ↑ (S0 = H)	20			15			ns
чn	Tiold Time	(11) Check Word After The Later of S1 ↓ or S0 ↑	20			15			113
		(12) Diagnostic Data Word After LEDBO ↑ (S1 = L And S0 = H);	0			0			
t _{corr}	Correction Time (see Figure	<i>э</i> 1)*	65			58			ns
T_A	Operating Free-Air Temper	ature	-55		125	0		70	°C

^{*}This specification may be interpreted as the maximum delay to guarantee valid corrected data at the output and includes the t_{SU} setup delay.

 $[\]dagger \text{These}$ times ensure that corrected data is saved in the output data latch.

[‡]These times ensure that the diagnostic data word is saved in the output data latch.

DP8402A, DP8404 Electrical Characteristics

Over Recommended Operating Free-Air Temperature Range (unless otherwise noted)

0bl	D	Total Complishing		Military		Co	mmerci	al	11-14-
Symbol	Parameter	Test Conditions	Min	Тур†	Max	Min	Тур†	Max	Units
V_{IK}		$V_{CC} = 4.5V$, $I_{I} = -18 \text{ mA}$			-1.5			-1.5	٧
	All outputs	$V_{CC}=4.5V$ to 5.5V, $I_{OH}=-0.4$ mA	V _{CC} -2			V _{CC} -2			
V _{OH}	DD or CD	$V_{CC} = 4.5V$, $I_{OH} = -1$ mA	2.4	3.3					٧
	DB or CB	$V_{CC} = 4.5V$, $I_{OH} = -2.6 \text{ mA}$				2.4	3.2		
	ERR or MERR	$V_{CC} = 4.5V$, $I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	
V	ERR OF MERR	$V_{CC}=4.5V$, $I_{OL}=8$ mA					0.35	0.5	V
V _{OL}	DD - :: OD	$V_{CC} = 4.5V$, $I_{OL} = 12 \text{ mA}$		0.25	0.4		0.25	0.4	V
	DB or CB	$V_{CC}=4.5V$, $I_{OL}=24$ mA					0.35	0.5	
	S0 or S1	$V_{CC} = 5.5V, V_I = 7V$			0.1			0.1	4
lı	All others	$V_{CC} = 5.5V, V_I = 5.5V$			0.1			0.1	mA
	S0 or S1	V 55V V 07V			20			20	•
IIH	All others‡	$V_{CC} = 5.5V, V_I = 2.7V$			20			20	μΑ
	S0 or S1	V 55V V 04V			-0.4			-0.4	
IIL .	All others‡	$V_{CC} = 5.5V, V_I = 0.4V$			-0.1			-0.1	mA
I _O §		$V_{CC} = 5.5V, V_O = 2.25V$	-30		-112	-30		-112	mA
Icc		V _{CC} = 5.5V, (See Note 1)		150	250		150	250	mA

DP8403, DP8405 Electrical Characteristics

Over Recommended Operating Free-Air Temperature Range (unless otherwise noted)

0		Took Oom dikkoma		Military		Co	11-14-			
Symbol	Parameter	Test Conditions	Min	Тур†	Max	Min	Тур†	Max	Units	
V_{IK}		$V_{CC} = 4.5V, I_{I} = -18 \text{ mA}$			-1.5			-1.5	٧	
V _{OH}	ERR or MERR	$V_{CC} = 4.5V \text{ to } 5.5V, I_{OH} = -0.4 \text{ mA}$	V _{CC} -2			V _{CC} -2			V	
loh	DB or CB	$V_{CC} = 4.5V, V_{OH} = 5.5V$			0.1			0.1	mA	
	ERR or MERR	$V_{CC} = 4.5V$, $I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4		
V _{OL}	ERR OF MERR	$V_{CC} = 4.5V$, $I_{OL} = 8 \text{ mA}$					0.35	0.5	٧	
	DB or CB	$V_{CC} = 4.5V$, $I_{OL} = 12 \text{ mA}$		0.25	0.4		0.25	0.4		
		$V_{CC} = 4.5V$, $I_{OL} = 24$ mA					0.35	0.5		
	S0 or S1	$V_{CC} = 5.5V, V_{I} = 7V$								
lı 	All others	$V_{CC} = 5.5V, V_{I} = 5.5V$							mA	
	S0 or S1	V - F FV V - 0.7V								
I _{IH}	All others‡	$V_{CC} = 5.5V, V_{I} = 2.7V$							μΑ	
I _{IL}	S0 or S1	V 55V V 04V							4	
	All others‡	$V_{CC} = 5.5V, V_{I} = 0.4V$							mA	
I _O §	ERR or MERR	$V_{CC} = 5.5V, V_{O} = 2.25V$	-30		-112	-30		-112	mA	
Icc		V _{CC} = 5.5V, (See Note 1)		150			150		mA	

[†]All typical values are at $V_{CC}=5V$, $T_A=+25^{\circ}C$.

 $[\]ddagger For~I/O~ports~(Q_A~through~Q_H),~the parameters~I_{IH}~and~I_{IL}~include~the~off-state~output~current.$

[§]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

Note 1: $I_{\mbox{\footnotesize{CC}}}$ is measured with S0 and S1 at 4.5V and all CB and DB pins grounded.

DP8402A Switching Characteristics $V_{CC}=4.5V$ to 5.5V, $C_L=50$ pF, $T_A=Min$ to Max (unless otherwise noted)

Symbol	From	То	Test Conditions	Military		Com	Units		
Symbol	(Input)	(Output)		Min	Max	Min	Max	Jt0	
t _{pd}	DB and CB	ERR	$S1 = H, S0 = L, R_L = 500\Omega$	10	43	10	40	ns	
rpa	DB	ERR	$S1 = L$, $S0 = H$, $R_L = 500\Omega$	10	43	10	40	113	
t _{pd}	DB and CB	MERR	$S1 = H$, $S0 = L$, $R_L = 500\Omega$	15	67	15	55	ns	
rpa	DB	MERR	$S1 = L$, $S0 = H$, $R_L = 500\Omega$	15	67	15	55	113	
t _{pd}	S0 ↓ and S1 ↓	СВ	$R1 = R2 = 500\Omega$	10	60	10	48	ns	
t _{pd}	DB	СВ	$S1 = L, S0 = L, R1 = R2 = 500\Omega$	10	60	10	48	ns	
t _{pd}	LEDB0 ↓	DB	$S1 = X, S0 = H, R1 = R2 = 500\Omega$	7	35	7	30	ns	
t _{pd}	S1 ↑	СВ	S0 = H, R1 = R2 = 500Ω	10	60	10	50	ns	
t _{en}	<u>OECB</u> ↓	СВ	$S0 = H, S1 = X, R1 = R2 = 500\Omega$	2	30	2	25	ns	
t _{dis}	<u>OECB</u> ↑	СВ	$S0 = H, S1 = X, R1 = R2 = 500\Omega$	2	30	2	25	ns	
t _{en}	ŌEB0 thru ŌEB3 ↓	DB	$S0 = H, S1 = X, R1 = R2 = 500\Omega$	2	30	2	25	ns	
t _{dis}	OEB0 thru OEB3 ↑	DB	$S0 = H, S1 = X, R1 = R2 = 500\Omega$	2	30	2	25	ns	

DP8403 Switching Characteristics $V_{CC}=4.5V$ to 5.5V, $C_L=50$ pF, $T_A=$ Min to Max (unless otherwise noted)

0	From	To (Output)	Test Conditions	Military			С	Units		
Symbol	(Input)			Min	Тур†	Max	Min	Тур†	Max	Omis
+ .	DB and CB	ERR	$S1 = H, S0 = L, R_L = 500\Omega$		26			26		ns
t _{pd}	DB	ERR	$S1 = L, S0 = H, R_L = 500\Omega$		26			26		
	DD 1 OD	MEDD	$S1 = H, S0 = L, R_L = 500\Omega$		40			40		ns
t _{pd}	DB and CB	MERR	$S1 = L, S0 = H, R_L = 500\Omega$		40			40		
t _{pd}	S0 ↓ and S1 ↓	СВ	$R_L = 680\Omega$		40			40		ns
t _{pd}	DB	СВ	$S1 = L, S0 = L, R_L = 680\Omega$		40			40		ns
t _{pd}	LEDB0 ↓	DB	$S1 = X, S0 = H, R_L = 680\Omega$		26			26		ns
t _{pd}	S1 ↑	СВ	S0 = H, $R_L = 680\Omega$		40			40		ns
t _{PLH}	<u>OECB</u> ↑	СВ	$S1 = X, S0 = H, R_L = 680\Omega$		24			24		ns
t _{PHL}	OECB↓	СВ	$S1 = X, S0 = H, R_L = 680\Omega$		24			24		ns
t _{PLH}	OEB0 thru OEB3↑	DB	$S1 = X, S0 = H, R_L = 680\Omega$		24			24		ns
t _{PHL}	ŌEB0 thru ŌEB3 ↓	DB	$S1 = X, S0 = H, R_L = 680\Omega$		24			24		ns

[†]All typical values are at $V_{CC}=5V$, $T_A=+25^{\circ}C$.


DP8404 Switching Characteristics, $V_{CC} = 4.5 V$ to 5.5 V, $C_L = 50$ pF, $T_A = Min$ to Max

Symbol	From (Input)	To (Output)	Test Conditions -	Military			С	Units		
Symbol				Min	Тур†	Max	Min	Тур†	Max	Omis
t _{pd}	DB and CB	ERR	$S1 = H$, $S0 = L$, $R_L = 500\Omega$		26			26		ns
фа	DB and CB	Litt	$S1 = L$, $S0 = H$, $R_L = 500\Omega$		26			26		
t	DB and CB	MERR	$S1 = H$, $S0 = L$, $R_L = 500\Omega$		40			40		ns
t _{pd} DB and CB	DB and GB		$S1 = L$, $S0 = H$, $R_L = 500\Omega$		40			40		113
t _{pd}	S0 ↓ and S1 ↓	СВ	$R1 = R2 = 500\Omega$		35			35		ns
t _{pd}	DB	СВ	$S1 = L, S0 = L, R1 = R2 = 500\Omega$		35			35		ns
t _{pd}	S1 ↑	СВ	S0 = H, R1 = R2 = 500Ω		35			35		ns
t _{en}	<u>OECB</u> ↓	СВ	$S1 = X, S0 = H, R1 = R2 = 500\Omega$		18			18		ns
t _{dis}	<u>OECB</u> ↑	СВ	$S1 = X$, $S0 = H$, $R1 = R2 = 500\Omega$		18			18		ns
t _{en}	<u>OECB</u> ↓	DB	$S1 = X, S0 = H, R1 = R2 = 500\Omega$		18			18		ns
t _{dis}	<u>OECB</u> ↑	DB	$S1 = X$, $S0 = H$, $R1 = R2 = 500\Omega$		18			18		ns

DP8405 Switching Characteristics, $V_{CC} = 4.5V$ to 5.5V, $C_L = 50$ pF, $T_A = Min$ to Max

	From	To (Output)	Test Conditions	Military			Commercial			
Symbol	(Input)			Min	Тур†	Max	Min	Тур†	Max	Units
t	DB and CB	ERR	$S1 = H$, $S0 = L$, $R_L = 500\Omega$		26			26		ns
t _{pd}	DB	ERR	$\mathrm{S1}=\mathrm{L},\mathrm{S0}=\mathrm{H},\mathrm{R}_{\mathrm{L}}=\mathrm{500}\Omega$		26			26		
t	DB and CB	MERR	$S1 = H$, $S0 = L$, $R_L = 500\Omega$		40			40		ns
t _{pd}		IVILITI	$S1 = L$, $S0 = H$, $R_L = 500\Omega$		40			40		
t _{pd}	S0 ↓ and S1 ↓	СВ	$R_L = 680\Omega$		40			40		ns
t _{pd}	DB	СВ	$S1 = L, S0 = L, R_L = 680\Omega$		40			40		ns
t _{pd}	S1↑	DB	S0 = H, $R_L = 680\Omega$		40			40		ns
t _{PLH}	<u>OECB</u> ↑	СВ	$S1 = X$, $S0 = H$, $R_L = 500\Omega$		24			24		ns
t _{PHL}	<u>OECB</u> ↓	СВ	$S1 = X$, $S0 = H$, $R_L = 680\Omega$		24			24		ns
t _{PLH}	OEDB ↑	DB	$S1 = X, S0 = H, R_L = 680\Omega$		24			24		ns
t _{PHL}	ŌEDB↓	DB	$S1 = X$, $S0 = H$, $R_L = 680\Omega$		24			24		ns

†All typical values are at $V_{CC} = 5V$, $T_A = +25^{\circ}C$.








FIGURE 3. Diagnostic Mode





Physical Dimensions inches (millimeters) (Continued) Lit. # 103062 0.950 +0.006 -0.000 [25.13 +0.15] PIN 1 IDENT 45°X [1.14] 45°X [1.14] 1 68 0.029±0.003 [0.74±0.08] TYP 0.910±0.020 [23.11±0.51] TYP 0.020 [0.51] MIN TYP 0.990 [:0.005 [25.15 - 0.13] TYP 0.105±0.015 [2.67±0.38] TYP 0.800 [20.32] TYP Plastic Chip Carrier (V) Order Number DP8402AV NS Package Number V68A 0.580 (14,73) MAX 0.045 (1.143) MAX TYP-0.008-0.015 (0.203-0.381) 0.100 ±0.010 (2.54 ±0.254) TYP 48 Lead Hermetic DIP (D) Order Number DP8404D or DP8405D **NS Package Number D48A**

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege etevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.

Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408