

Description -

The DP series of PIN diodes and the DN series of NIP diodes are designed to cover a wide range of applications that fall into the general catagories of switching, phase shifting, attenuating and limiting.

With a broad-based product capability and stringent materials control, we can design a diode into your circuit and reliably reproduce it.


Our Sitrox™ passivated diodes are ruggedly constructed using high resistivity epitaxial silicon material. These devices consist typically of a slightly doped layer of semiconducter sandwiched between heavily doped layers of opposite conductivity type (P+ and N+ for example) as shown below.

Maximum Ratings

Temperature Range Operating (T_{op}) Storage (T_{st})

-65°C to +175°C

-85°C to +200°C




Features

- · Widest selection of device types.
- Sitrox[™]^Λ (silicon dioxide and nitride) passivation.
- · Complete traceability and lot control is standard for high reproduceability.

Screening Tests


Screening tests equivalent to the most rigorous MIL standards can be provided on request to supplement our standard quality assurance program, see Data page D-6030A. These tests are conducted at our MIL-I-45208A facility in accordance with the latest accepted procedures based on MIL 19500 with methods drawn from MIL-STD-750 and/or your program requirements.





Telephone: (617) 667-7700 TWX: 710 347-1576 Telex: 95-1592




all specifications subject to change without notice.










ection Guide



1.0


10


100


Specifications*

	RT JMBER	V _B , Min. @10μΑ (V)	C _{J·6} Max ⁽¹⁾ (pF)	R _S Max. ⁽²⁾ @20mA (Ω)	R _s (Ω)	T _L Typ. ⁽³⁾ (nS)	T _S 10-90% 9 (nS))∙10%	Θ _{JC} Max. ⁽⁵⁾ (°C/W)
Ultra Fast Sw	itching Did	odes							
DP0300		30	.15	1.5		10	1	5	40
DP0301		30	.20	1.2		10	1	5	40
DP0302		30	.25	1.0		10	1	5	35
Jitra Low-Los	s Diodes		C _{J-10} Max.	R _S Typ. @1mA	R _S Max. @100mA				
DP0600		60	.0612	2.0	1.0	40	2		65
DP0601		60	.1215	1.75	.6	40	2		55
DP0602	·	60	.1520	1,5	.5	40	2		45
ast Switchin	g Diodes			R _S Typ. @20mA					
	N0700A	70	.05	2.8	2.5	50	5		60
	N0700	. 70	.10	2.0	1.8	50	5		60
	N0701	70	.20	1.7	1.5	50	5		50
	N0702	70	.30	1.2	1.0	50	5		50
	N1000A	100	.05	2.6	2.0	100	10		50
	N1000 N1001	100 100	.10	2.0	1.7	100	10		45 45
	N1001 N1002	100	.20 .30	1.5	1.2 1.0	100	10		45 40
	N2000	200	.30 .10	1.2 2.4	1.0 1.8	100 200	10 20		40 40
	N2001	200	.20	2.4 1.4	1.6 ,9	200	20		35
	N2001 N2002	200	.30	1.0	.8 .8	200	20		35
D		200			.0	200	20		00
Precision Attenuator ⁽⁶⁾		С _{J-50} Тур.	R _S Min. @.01mA	R _S Typ. R _S Ma @20mA @100m	X T _L Min.				
DP1501		150	.06	1000	2.5 2.0	500			25
DP1502		150	.10	600	2.0 1.5	500			20
DP1503		150	.15	500	1.7 1.2	500			15
DP1504		150	.20	400	1.5 1.0	500			12
DP1505		150	,25	350	1.2 .8	500			10
DP1506		150	.30	300	1.0 .6	500			9
SPIN and SNIP Diodes ⁽⁶⁾		C _{J-10} Max.	R _S Max @20mA	R _S Max. @100mA					
DP1005A D	N1005A	100	,03	3.5	1,8	250	10	50	70
DP1005B D	N1005B	100	.05	2.5	1.5	250	10	50	60
	N1005C	100	.06	1.8	1.2	250	10	50	60 60
	N1005D	100	.06	1.2	.9	250	10	50	60
Medium Power Switching Diodes		C _{J-50} Max.	R _S Typ. @20mA	R _S Max. @100mA	T _L Min.				
P3000A		300	.05	3.5	1.7	600	300		25
	N3000A	300	.05	3.0	1.7	900	450		25
DP3000	NOOOC	300	.10	2.0	1.2	800	400		20
	N3000	300	.10	2.0	1.2	1000	500		20
DP3001	N12004	300	.30	1.5	.6 6	1000	500		12
	N3001	300	.30	1.5	.6	1200	600		12 10
		300 300	.50	1.0	.5 .5	1000 1200	500 600		10 10
DP3002	พเรเกกร	.5116.1	.50	1.0	c.		600		18
DP3002 D	N3002	500		2.0	10				
DP3002 DP5000		500	.10	2.0	1.2	1200 1500			
DP3002 D DP5000 D	N3002 N5000	500 500	.10 .10	2.0	1.2	1500	750)	18
DP3002 DP5000 DP5001	N5000	500 500 500	.10 .10 .30	2.0 1.5	1.2 .6	1500 1200	750 600) }	18 10
DP3002 DP5000 DP5001		500 500	.10 .10	2.0	1.2	1500	750) } }	18


^{25°}C
(1) Junction capacitance (C_i) is the capacitance of the diode junction not including the package capacitance (C_p). C_j + C_p = C_t. Measured on a Boonton capacitance bridge model 75-D or automatic bridge 76-A at 1Mhz
(2) Measured using transmission loss techniques at 1Ghz
|_F = 10mA, |_R = 6mA, Input pulse is greater than 1nS.
Tektronix scope type 564
(4) Refer to data sheet D-1101 or D-2011. Driver outputs = -30mA and +4V, 150 mA spike, with rise time of 10nS.
(5) As measured using ΔV_F vs time in a Sage Theta 100ATM thermal impedance meter — infinite heat sink.
(6) Catagorized by R_S vs I_F
(7) R_S measured at 100Mhz using HP vector impedance meter 4815A.
(8) Supplied with ribbon or wire leads attached - epoxy cap optional - for Series use.
(9) General purpose switching diodes - separate brochure available.









Capacitance/Voltage Characteristics DP/DN 0700 Series




Capacitance/Voltage Characteristics DP/DN-1000 Series




Typical Capacitance vs. V_R (Reverse Bias) at 1 & 100MHz




R_S vs I_F Characteristics




R_S vs I_F Characteristics





RS vs IF Characteristics



R_S vs I_F Characteristics











.1 GHz .5 GHz 1 GHz .5 GHz.10 GHz .32 GHz 1/64 1/32 1/16 1/8 1/4 1/2 Note: Isolation vs. Frequency. These curves represent a group of /4 attenuators optimized at 8GHz using diodes with R_S = 1 (80% saturation).


Isolation vs. Diode Spacing. These curves represent the change in Isolation at a fixed 8GHz when the spacing of the diodes is varied.











Description (cont.)

The lightly doped "intrinsic" region may physically be of "P" or "N" type material. Metallic contact layers are formed on the outside surface of the P+ and N+ layers.

The resistance of the "intrinsic" region material depends

primarily on the number of free carriers injected into it from the P+ and N+ layers. When there are no injected carriers (i.e., no forward conduction current, I_F), the I-region resistance (R_I) is high. When I_F>10mA, R_i< 1 ohm.

Variable Resistance Characteristics



The resistance and capacitance of the I-region depends on the relationship of the lifetime of injected carriers to the period of the rf current. Lifetime (T_L) determines the minimum useful frequency of a PIN. At low frequencies, where f<< T_L , the PIN behaves as a rectifying element.

At microwave frequencies, f>>1/T_L and the PIN rectifies very weakly. Relatively small dc bias current can control very large rf currents. The PIN behaves as a current controlled microwave resistor, due to I-region conductivity modulation.

Conductivity modulation can be produced by:

dc controlled carrier injection, or

rf controlled carrier injection

Thus sufficiently high microwave power can modulate Ri. The rule of thumb is:


 $\frac{1}{2f_{rf}}$ $<< l_{DC}T_L$

meaning that the charge stored in the I-region due to dc bias must be much larger than the charge injected by the rf current. Then the PIN behaves as a non-rectifying microwave resistor.

PIN Junction Equivalent Circuit
The general equivalent circuit, useful in conceptualizing PIN junction behavior is shown below.

, Cp = Package Capacitance

L_P = Package Inductance




whereas in the forward biased state, it is a current controlled resistor, R_S (1) is the single most important parameter of the PIN, and the families of curves are given on the individual PIN data sheets. The forward and reverse biased equivalent circuits are important for the PIN circuit designer.

HIGH Q
$$R_S \Rightarrow C_J \geqslant R_P \approx R_S Q^2$$

REVERSE BIAS STATE

Attenuators Attenuation level vs. Bias Current SYMMETRICAL BRIDGED TEE



Based on the forward $R_{\rm S}$ (1) characteristic of the PIN, two typical attenuator circuits and their design equations are shown. K is the voltage transfer ratio (V_{IN}/V_{OUT}) and Z_0 is the impedance of the source, the load, and their associated transmis-

Typical applications of attenuator diodes require linearization of the attenuator circuit power transfer with respect to attenuation level, incident power level and bandwidth. The first two are driver design problems. Frequency response depends on choosing an adequately long lifetime diode so that it does not become nonlinear (start to rectify) at the lower end of the band. Nonlinear distortion is observed as harmonic generation, crossmodulation and intermodulation distortion.


Applications

In specifying a PIN/NIP our applications department will assist you in selecting the proper parameters, thus eliminating the "trial and error" approach.

Series or Shunt Diode Mounting

The PIN diode can be mounted either in series with the transmission line or in shunt, and there are certain tradeoffs in switch performance parameters. The PIN equivalent circuit can be reduced to simple series or shunt form, depending on the bias state and frequency. Attenuation between the generator and the load, due to the presence of Z_d (or Y_d) is given by:

Series Diode



Shunt Diode

$$\alpha = 10\log \frac{P_i}{P_T} = 10\log \left\{ \frac{\left(\frac{G_D}{Y_o} + 2\right)^2 + \left(\frac{B_D}{Y_o}\right)^2}{4} \right\}$$

These equations for attenuation (a) are necessary and sufficient to determine insertion loss, isolation and bandwidth.

At higher microwave frequencies where package parasitics can't be ignored, the packaged device must be analyzed as a resonant circuit to achieve high impedance in the reverse biased state. For average power and peak power, we have

$$P_{av} = \frac{P_D Z_o}{R_S} \left(\frac{1 + R_S}{2Z_o}\right)^2 \qquad \frac{P_D Z_o}{4R_S} \left(\frac{1 + 2R_S}{Z_o}\right)^2$$

$$P_{peak} = \frac{V_B^2}{32Z_o} \qquad \frac{V_B}{8Z_o}$$

 P_{D} is the average power that can be dissipated in the PIN, based on thermal resistance (θ) calculations.

Design Information

All PIN applications need the following as minimum information.

Frequency and Bandwidth

Power Handling (Peak & Average)

Bias Available

In switch and phase shifter applications, the PIN is either heavily forward blased or highly reverse blased. Switch design parameters are isolation, insertion loss and switching time (trf and t_{fr}). These design parameters are related to minimum R_{S} obtainable at the specified driver current and the resistance ratio between the forward and reverse biased states. Switching time is related to amount of stored charge due to the biasing current, the carrier lifetime, and the reverse bias pulse circuit design. Values of $I_{\textrm{F}},\,V_{\textrm{R}}$ and transmission line $Z_{\textrm{0}}$ are chosen so that excessive rf power is not dissipated in the PIN during the switching cycle. Although the PIN may withstand the rf power at bias states I_F and V_R , the PIN can pass through an impedance level $(Z_d \approx Z_e)$ during the transition between switching states, that allows it to absorb power. If this switching time is too slow, the diode will heat up, causing it to fail.

For Switches

Series, Shunt or combination? Isolation Insertion Loss **VSWR** Speed

For Phase Shifters

Diode matching tolerances

For Limiters

Limiting threshold (flat leakage) Spike leakage

Limiters are more thoroughly covered on data sheets D-1012 and in the solid state section.