


28C65

Timer E² 64K Electrically Erasable PROM

August 1992

Features

- Military, Extended and Commercial Temperature Range
 - -55° C to +125° C Operation (Military)
 - -40° C to +85° C Operation (Extended)
 - 0° C to +70° C Operation (Commercial)
- **CMOS Technology**
- Low Power
 - 50 mA Active
 - 200 µA Standby
- Page Write Mode
 - 64 Byte Page
 - 160 us Average Byte Write Time
- Byte Write Mode
- **Write Cycle Completion Indication**
 - DATA Polling
 - · RDY/BUSY Pin
- On-Chip Timer
 - Automatic Erase Before Write
- High Endurance
 - 10,000 Cycles/Byte Minimum
 - 10 Year Data Retention
- Power Up/Down Protection Circuitry
- 200 ns Maximum Access Time
- MIL 883 Class B Compliant




- MIL SMD 5962 Compliant
- JEDEC Approved Byte Wide Pinout

Description

SEEQ's 28C65 is a CMOS 5V only, 8K x 8 Electrically Erasable Programmable Read Only Memory (EEPROM). It is manufactured using SEEQ's advanced 1.25 micron CMOS Process and is available in most thru hole and surface mount package options as listed under "Ordering Information." The 28C65 is ideal for applications which require low power consumption, non-volatility and in system reprogrammability. The endurance, the number of

Pin Configuration



Note: The PLCC has the same pin configuration as the LCC except pins 1 and 17 are don't connects.

Pin Names

| 1 III Humos | |
|---------------------------------|--|
| A _o -A _s | ADDRESSES — COLUMN |
| A ₆ -A ₁₂ | ADDRESSES ROW |
| CE | CHIP ENABLE |
| ŌĒ | OUTPUT ENABLE |
| WE | WRITE ENABLE |
| 1/O ₀₋₇ | DATA INPUT (WRITE) DATA OUTPUT (READ) |
| RDY/BUSY | DEVICE READY/BUSY |
| NC | NO CONNECTION |
| | |



times a byte can be written, is specified at 10,000 cycles per byte and is typically 1,000,000 cycles per byte. The extraordinary high endurance was accomplished using SEEQ's proprietary oxyntride EEPROM process and it's innovative Q CellTM design. System reliability, in all applications, is higher because of the low failure rate of the Q Cell.

The 28C65 has an internal timer which automatically times out the write time. The on-chip timer, along with input latches free the microprocessor for other tasks while the part is busy writing. The 28C65's write cycle time is 10 ms. An automatic erase is performed before a write. The DATA polling feature of the 28C65 can be used to determine the end of a write cycle. Once the write has been completed, data can be read in a maximum of 200 ns. Data retention is specified for 10 years.

Mode Selection (Table 1)

| Mode | CE | ŌĒ | WE | I/O | RDY/BUSY[1] |
|------------------|-----------------|-----------------|----------------------|--|------------------|
| Read | V _{IL} | V _{IL} | V _{IH} | D _{out} | HIGH Z |
| Standby | V _{IH} | X | X | High Z | HIGH Z |
| Write | V _{IL} | V _{IH} | V _{IL} | D _{IN} | V _{ol} |
| Write Inhibit | X | V _{IL} | X V _{IH} | High Z/D _{out} High Z/D _{out} | HIGH Z HIGH Z |
| Chip Erase | V _{IL} | V _H | V _{IL} | Х | HIGH Z |

X: Any TTL level V_u: High Voltage

Device Operation Operational Modes

There are five operational modes (see Table 1) and, except for the chip erase mode, only TTL inputs are required. A write can only be initiated under the conditions shown. Any other conditions for \overline{CE} , \overline{OE} , and \overline{WE} will inhibit writing and the I/O lines will either be in a high impedance state or have data, depending on the state of aforementioned three input lines.

Reads

A read is accomplished by presenting the address of the desired byte to the address inputs. Once the address is stable, \overline{CE} is brought to a TTL low in order to enable the chip. The \overline{WE} pin must be at a TTL high during the entire read cycle. The output drivers are made active by bringing Output Enable (\overline{OE}) to a TTL low. During read, the address, \overline{CE} , \overline{OE} , and VO latches are transparent.

Writes

To write into a particular location, the address must be valid and a TTL low applied to the Write Enable (\overline{WE}) pin of a selected (\overline{CE} low) device. This combined with Output Enable (\overline{OE}) being high, initiates a write cycle. During a write cycle, all inputs except data are latched on the falling edge of \overline{WE} or \overline{CE} , whichever occurred last. Write enable needs to be at a TTL low only for the specified t_{WP} time. Data is latched on the rising edge of \overline{WE} or \overline{CE} whichever occurred first. An automatic erase is performed before data is written.

Write Cycle Control Pins

For system design simplification, the 28C65 is designed such that either the \overline{CE} or \overline{WE} pin can be used to initiate a write cycle. The device uses the latest high-to-low transition of either \overline{CE} or \overline{WE} signal to latch addresses and the earliest low-to-high transition to latch the data. Address and \overline{OE} setup and hold are with respect to the later of \overline{CE} or \overline{WE} ; data setup and hold is respect to the earlier of \overline{WE} or \overline{CE} .

To simplify the following discussion, the WE pin is used as the write cycle control pin throughout the rest of this data sheet. Timing diagrams of both write cycles are included in the AC Characteristics.

Write Mode

One to 64 bytes of data can be randomly loaded into the page. The part latches row addresses, A6–A12, during the first byte write. These addresses are latched on the falling edge of the WE signal and are ignored after that until the end of the write cycle. This will eliminate any false write into another page if different row addresses are applied and the page boundary is crossed.

The column addresses, A0-A5, which are used to select different locations of the page, are latched every time a new write is initiated. These addresses and the \overline{OE} state (high) are latched on the falling edge of \overline{WE} signal. For proper write initiation and latching, the \overline{WE} pin has to stay low for a minimum of t_{WP} ns. Data is latched on the rising edge of \overline{WE} , allowing easy microprocessor interface.

Upon a low to high \overline{WE} transition, the 28C65 latches data and starts the internal page load timer. The timer is reset on the falling edge of the \overline{WE} signal if another write is initiated before the timer has timed out. The timer stays reset while the \overline{WE} pin is kept low. If no additional write cycles have been initiated within t_{BLC} after the last \overline{WE} low

NOTES:

RDY/BUSY Pin 1(Pin 2 on LCC/PLCC) has an open drain output and requires an external 3K resistor to V_{cc}. The value of the resistor is dependent on the number of OR-tied RDY/BUSY pins.



to high transition, the part terminates the page load cycle and starts the internal write. During this time which takes a maximum of 10 ms, the device ignores any additional write attempts. The part can be read to determine the end of write cycle (DATA polling).

Extended Page Load

In order to take advantage of the page mode's faster average byte write time, data must be loaded at the page load cycle time (t_{BLC}). Since some applications may not be able to sustain transfers at this minimum rate, the 28C65 permits an extended page load cycle. To do this, the write cycle must be "stretched" by maintaining \overline{WE} low, assuming a write enable-controlled cycle, and leaving all other control inputs (\overline{CE} , \overline{OE}) in the proper page load cycle state. Since the page load timer is reset on the falling edge of \overline{WE} , keeping this signal low will not start the page load timer. When \overline{WE} returns high, the input data is latched and the page load cycle timer begins. In \overline{CE} controlled write the same is true, with \overline{CE} holding the timer reset instead of \overline{WE} .

DATA Polling

The 28C65 has a maximum write cycle time of 10 ms. Typically though, a write will be completed in less than the specified maximum cycle time. DATA polling is a method of minimizing write times by determining the actual endpoint of a write cycle. If a read is performed to any address while the 28C65 is still writing, the device will present the ones-complement of the last byte written. When the 28C65 has completed its write cycle, a read from the last address written will result in valid data. Thus, software can simply read from the part until the last data byte written is read correctly.

A DATA polling read can occur immediately after a byte is loaded into a page, prior to the initiation of the internal write cycle. DATA polling attempted during the middle of a page load cycle will present a ones-complement of the most recent data byte loaded into the page. Timing for a DATA polling read is the same as a normal read.

READY/BUSY Pin

28C65 provides write cycle status on this pin. RDY/BUSY output goes to a TTL low immediately after the falling edge of WE. RDY/BUSY will remain low during the byte load or page load cycle and continues to remain at a TTL low while the write cycle is in progress. An internal timer times out the required write cycle time and at the end of this time, the device signals RDY/BUSY pin to a TTL high. This pin can

be polled for write cycle status or used to initiate a rising edge triggered interrupt indicating write cycle completion. The RDY/BUSY pin is an open drain output and a typical 3 K pull-up resister to V_{cc} is required. The pull-up value is dependent on the number of OR-tied RDY/BUSY pins. If RDY/BUSY is not used, it can be left unconnected.

Chip Erase

Certain applications may require all bytes to be erased simultaneously. This feature, which requires high voltage, is optional and timing specifications are available from SEEO.

Power Up/Down Considerations

There is internal circuitry to minimize a false write during power up or power down. This circuitry prevents writing under any one of the following conditions.

- 1. V_{cc} is less than $V_{w_i}V$.
- 2. A high to low Write Enable (WE) transition has not occurred when the V_{cc} supply is between $V_{wi}V$ and V_{cc} with \overline{CE} low and \overline{OE} high.

Writing will also be inhibited when WE, CE, or OE are in TTL logical states other than that specified for a write in the Mode Selection table.

Absolute Maximum Stress Ratings*

| Temperature |
|--|
| Storage65°C to +150°C |
| Under Bias |
| Military/Extended Temperature65°C to +135°C |
| Commercial Temperature10°C to +80°C |
| D.C. Voltage applied to all Inputs or Outputs with |
| respect to ground+6.0 V to -0.5 V |
| Undershoot pulse of less than 10 ns (measured at |
| 50% point) applied to all inputs or outputs |
| with repect to ground1.0 V |
| Overshoot pulse of less than 10 ns (measured at |
| 50% point) applied to all inputs or outputs |
| with respect to ground+7.0 V |

*COMMENT: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



Recommended Operating Conditions

| | | 28C65-200 | 28C65-250 | 28C65-300 | 28C65-350 | |
|--------------------------------|------------|-----------------|-----------------|-----------------|-----------------|--|
| Temperature Range | Commercial | 0°C to +70° | 0°C to +70° | 0°C to +70° | 0°C to +70° | |
| | Extended | -40°C to +85°C | -40°C to +85°C | -40°C to +85°C | -40°C to +85°C | |
| | Military | -55°C to +125°C | -55°C to +125°C | -55°C to +125°C | -55°C to +125°C | |
| V _{cc} Supply Voltage | | 5V±10% | 5V±10% | 5V±10% | 5V±10% | |

Endurance and Data Retention

| Symbol | Parameter | Value | Units | Condition |
|-----------------|-------------------|--------|-------------|---------------------------------|
| N | Minimum Endurance | 10,000 | Cycles/Byte | MIL-STD 883 Test Method 1033 |
| T _{DR} | Data Retention | >10 | Years | MIL-STD 883 Test Method 1008 |

DC Characteristics (Over operating temperature and V_{cc} range, unless otherwise specified)

| | | Lim | its | | |
|--------------------------------|--|------|------|-------|---|
| Symbol | Parameter | Min. | Max. | Units | Test Condition |
| Icc | Active V _{cc} Current | | | | |
| | Military/Extended | | 60 | mA | CE = OE =V _{IL} : All I/O Open; Other Inputs = V _{CC} Max; Max read or write cycle time |
| | Commercial | /- | 50 | mA | CE = OE =V _{IL} : All I/O Open; Other Inputs = V _{CC} Max; Max read or write cycle time |
| SB1 | Standby V _{cc} Current (TTL Inputs) | | 2 | mA | CE = V _{IH} , OE = V _{IL} ; All I/O Open; Other Inputs = Any TTL Level |
| _{\$82} | Standby V _{CC} Current (CMOS Inputs) | | | | |
| | Military/Extended | | 250 | μА | $\overline{CE} = V_{CC} - 0.3$ Other Inputs = V_{IL} to V_{IH} All I/O Open |
| | Commercial | | 200 | μА | CE = V _{cc} -0.3 Other Inputs = V _{IL} to V _{IH} All I/O Open |
| _L [2] | Input Leakage Current | | 1 | μА | V _{IN} = V _{CC} Max. |
| l _{oL} | Output Leakage Current | | 10 | μА | V _{out} = V _{cc} Max. |
| V _{IL} | Input Low Voltage | 0.3 | 0.8 | ٧ | |
| V _{IH} | Input High Voltage | 2.0 | 6 | ٧ | |
| V _{oL} | Output Low Voltage | | 0.45 | ٧ | I _{oL} = 2.1 mA |
| V _{oh} | Output High Voltage | 2.4 | | ٧ | I _{OH} = -400 μA |
| V _{WI} ^[1] | Write Inhibit Voltage | 3.8 | | V | |

NOTES:

- 1. Characterized. Not tested.
- 2. Inputs only. Does not include I/O.



Capacitance [1] TA = 25°C, f = 1 MHz

| Symbol | Parameter | Max | Conditions | | |
|-----------------|------------------------|-------|------------------------|--|--|
| C _{IN} | Input Capacitance | 6 pF | V _{IN} = O V | | |
| Cout | Data (I/O) Capacitance | 12 pF | V _{1/0} = 0 V | | |

A.C. Test Conditions


Output Load: 1 TTL gate and C_L = 100 pF Input Rise and Fall Times: < 10 ns Input Pulse Levels: 0.45V to 2.4V Timing Measurement Reference Level: Inputs 0.8 V and 2 V Outputs 0.8 V and 2 V

AC Characteristics

Read Operation (Over operating temperature and V_{cc} range, unless otherwise specified)

| Symbol | Parameter | Limits | | | | | | | | ĺ | | |
|-----------------|---|-----------|------|-----------|------|-----------|------|-----------|------|-------|----------------------|--|
| | | 28C65-200 | | 28C65-250 | | 28C65-300 | | 28C65-350 | | | Test | |
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units | Conditions | |
| t _{RC} | Read Cycle Time | 200 | | 250 | | 300 | | 350 | | ns | CE = OE =V, | |
| t _{ce} | Chip Enable Access Time | | 200 | | 250 | | 300 | | 350 | ns | OE = V _{IL} | |
| t _{AA} | Address Access Time | | 200 | | 250 | | 300 | | 350 | ns | CE = OE = V | |
| t _{oe} | Output Enable Access Time | | 80 | | 90 | | 90 | | 90 | ns | CE = V _{IL} | |
| t _{DF} | Output or Chip Enable High to output not being driven | 0 | 60 | 0 | 60 | 0 | 80 | 0 | 80 | ns | CE = V _{IL} | |
| t _{oн} | Output Hold from Address Change, Chip Enable, or Output Enable, which ever occurs first | 0 | | 0 | | 0 | | 0 | | ns | CE = OE = V | |

Read/Data Polling Cycle Time



NOTES:

1. This parameter is measured only for the initial qualification and after process or design changes which may affect capacitance.



AC Characteristics


Read Operation (Over the operating V_{cc} and temperature range)

| | Parameter | Limits | | | | | | | | |
|------------------|---|--------------|------|--------------|------|--------------|------|--------------|------|-------|
| | | E/M28C65-200 | | E/M28C65-250 | | E/M28C65-300 | | E/M28C65-350 | | 1 |
| Symbol | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| twc | Write Cycle Time | | 10 | | 10 | | 10 | | 10 | ms |
| tas | Address Set-up Time | 10 | | 10 | | 10 | | 10 | | ns |
| t _{AH} | Address Hold Time (see note 1) | 150 | | 150 | | 150 | | 150 | | ns |
| t _{cs} | Write Set-up Time | 0 | | 0 | | 0 | - | 0 | | ns |
| t _{cH} | Write Hold Time | 0 | | 0 | | 0 | | 0 | | ns |
| t _{cw} | CE Pulse Width (note 2) | 150 | | 150 | | 150 | | 150 | | ns |
| toes | OE High Set-up Time | 10 | | 10 | | 10 | | 10 | | ns |
| t _{oeh} | OE High Hold Time | 10 | | 10 | | 10 | | 10 | | ns |
| t _{we} | WE Pulse Width (note 2) | 150 | | 150 | | 150 | | 150 | | ns |
| t _{os} | Data Set-up Time | 50 | | 50 | | 50 | | 50 | | ns |
| t _{DH} | Data Hold Time | 0 | | 0 | | 0 | | 0 | | ns |
| t _{BLC} | Byte Load Timer Cycle (page mode only note 3) | | | | | | | | | |
| | Military/Extended | 0.2 | 200 | 0.2 | 200 | 0.2 | 200 | 0.2 | 200 | μs |
| | Commercial | 0.2 | 300 | 0.2 | 300 | 0.2 | 300 | 0.2 | 300 | μs |
| t _{LP} | Last Byte Loaded to DATA Polling | - | 200 | | 200 | | 200 | | 200 | ns |
| t _{os} | Time to Device Busy . | | 7100 | | 100 | | 100 | | 100 | ns |

Write Timing

WE CONTOLLED WRITE CYCLE


CE CONTROLLED WRITE CYCLE



- Address hold time is with respect to the falling edge of the control signal WE or CE.
 WE and CE are noise protected. Less than a 20 nsec write pulse will not activate a write cycle.
 t_{BLC} min. is the minimum time before the next byte can be loaded. t_{BLC} max. is the minimum time the byte load timer waits before initiating the internal write cycle.



Page Write Timing



Ordering Information

