

# DALLAS

SEMICONDUCTOR

## DS1247Y

### 4096K Nonvolatile SRAM

#### FEATURES

- Data retention in the absence of  $V_{CC}$
- Data is automatically protected during power loss
- Directly replaces 512K x 8 volatile static RAM or EEPROM
- Unlimited write cycles
- Low-power CMOS operation
- Over 10 years of data retention
- Standard 32-pin JEDEC pinout
- Available in 85 or 100 ns read access times
- Read cycle time equals write cycle time
- Full  $\pm 10\%$  operating range
- Optional industrial temperature range of  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , designated IND

#### PIN ASSIGNMENT

A18	1	32	$V_{CC}$
A16	2	31	A15
A14	3	30	A17
A12	4	29	$\overline{WE}$
A7	5	28	A13
A6	6	27	A8
A5	7	26	A9
A4	8	25	A11
A3	9	24	$\overline{OE}$
A2	10	23	A10
A1	11	22	$\overline{CE}$
A0	12	21	DQ7
DQ0	13	20	DQ6
DQ1	14	19	DQ5
DQ2	15	18	DQ4
GND	16	17	DQ3

#### PIN DESCRIPTION

A0 - A18	-	Address Inputs
$\overline{CE}$	-	Chip Enable
GND	-	Ground
DQ0 - DQ7	-	Data In/Data Out
$V_{CC}$	-	Power (+5V)
$\overline{WE}$	-	Write Enable
$\overline{OE}$	-	Output Enable

#### DESCRIPTION

The DS1247Y 4096K Nonvolatile SRAM is a 4,184,304-bit, fully static, nonvolatile SRAM organized as 524,288 words by 8 bits. The DS1247Y has a self-contained lithium energy source and control circuitry which constantly monitors  $V_{CC}$  for an out-of-tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and write pro-

tection is unconditionally enabled to prevent garbled data. The nonvolatile static RAM can be used in place of existing 512K x 8 static RAM directly conforming to the popular byte-wide 32-pin DIP standard. There is no limit on the number of write cycles which can be executed and no additional support circuitry is required for micro-processor interface.

**OPERATION - READ MODE**

The DS1247Y executes a read cycle whenever  $\overline{WE}$  (Write Enable) is inactive (high) and  $\overline{CE}$  (Chip Enable) is active (low). The unique address specified by the 19 address inputs ( $A_0 - A_{18}$ ) defines which of the 524,288 bytes of data is accessed. Valid data will be available to the eight data output drivers within  $t_{ACC}$  (Access Time) after the last address input signal is stable, providing that  $\overline{CE}$  and  $\overline{OE}$  access times are also satisfied. If  $\overline{OE}$  and  $\overline{CE}$  access times are not satisfied, then data access must be measured from the later occurring signal ( $\overline{CE}$  or  $\overline{OE}$ ) and the limiting parameter is either  $t_{CO}$  for  $\overline{CE}$  or  $t_{OE}$  for  $\overline{OE}$  rather than address access.

**OPERATION - WRITE MODE**

The DS1247Y is in the write mode whenever the  $\overline{WE}$  and  $\overline{CE}$  signals are in the active (low) state after address inputs are stable. The later occurring falling edge of  $\overline{CE}$  or  $\overline{WE}$  will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of  $\overline{CE}$  or  $\overline{WE}$ . All address inputs must be kept valid throughout the write cycle.  $\overline{WE}$  must return to the high state for a

minimum recovery time ( $t_{WR}$ ) before another cycle can be initiated. The  $\overline{OE}$  control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output bus has been enabled ( $\overline{CE}$  and  $\overline{OE}$  active) then  $\overline{WE}$  will disable the outputs in  $t_{ODW}$  from its falling edge.

**DATA RETENTION MODE**

The DS1247Y provides full functional capability for  $V_{CC}$  greater than 4.5 volts and write protects by 4.37 volts nominal. Data is maintained in the absence of  $V_{CC}$  without any additional support circuitry. The DS1247Y constantly monitors  $V_{CC}$ . Should the supply voltage decay, the RAM will automatically write protect itself. All inputs to the RAM become "don't care" and all outputs are high impedance. As  $V_{CC}$  falls below approximately 3.0 volts, the power switching circuit connects the lithium energy source to RAM to retain data. During power-up, when  $V_{CC}$  rises above approximately 3.0 volts, the power switching circuit connects external  $V_{CC}$  to the RAM and disconnects the lithium energy source. Normal RAM operation can resume after  $V_{CC}$  exceeds 4.5 volts.

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Any Pin Relative to Ground	-0.3V to +7.0V
Operating Temperature	0°C to 70°C, -40°C to +85°C for Ind parts
Storage Temperature	-40°C to +70°C, -40°C to +85°C for Ind parts
Soldering Temperature	260°C for 10 seconds

\* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

(0°C to 70°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Power Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V	
Logic 1	V <sub>IH</sub>	2.2		V <sub>CC</sub>	V	
Logic 0	V <sub>IL</sub>	0.0		+0.8	V	

**DC ELECTRICAL CHARACTERISTICS**(0°C to 70°C; V<sub>CC</sub>=5V ± 10%)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Leakage Current	I <sub>IL</sub>	-4.0		+4.0	μA	
I/O Leakage Current CE ≥ V <sub>IH</sub> ≤ V <sub>CC</sub>	I <sub>IO</sub>	-4.0		+4.0	μA	
Output Current @ 2.4V	I <sub>OH</sub>	-1.0			mA	
Output Current @ 0.4V	I <sub>OL</sub>	2.0			mA	
Standby Current $\overline{CE}=2.2V$	I <sub>CCS1</sub>		5.0	10.0	mA	
Standby Current $\overline{CE}=V_{CC}-0.5V$	I <sub>CCS2</sub>		3.0	5.0	mA	
Operating Current	I <sub>CCO1</sub>			85	mA	
Write Protection Voltage)	V <sub>TP</sub>	4.25	4.37	4.5	V	


**CAPACITANCE**(t<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	C <sub>IN</sub>		20	40	pF	
Input/Output Capacitance	C <sub>I/O</sub>		20	40	pF	

**AC ELECTRICAL CHARACTERISTICS**(0°C to 70°C; V<sub>CC</sub>=5V ± 10%)


PARAMETER	SYMBOL	DS1247Y-85		DS1247Y-100		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Read Cycle Time	t <sub>RC</sub>	85		100		ns	
Access Time	t <sub>ACC</sub>		85		100	ns	
$\overline{\text{OE}}$ to Output Valid	t <sub>OE</sub>		45		50	ns	
$\overline{\text{CE}}$ to Output Valid	t <sub>CO</sub>		85		100	ns	
$\overline{\text{OE}}$ or $\overline{\text{CE}}$ to Output Active	t <sub>COE</sub>	5		5		ns	5
Output High Z from Deselection	t <sub>OD</sub>		30		35	ns	5
Output Hold from Address Change	t <sub>OH</sub>	5		5		ns	
Write Cycle Time	t <sub>WC</sub>	85		100		ns	
Write Pulse Width	t <sub>WP</sub>	65		75		ns	3
Address Setup Time	t <sub>AW</sub>	0		0		ns	
Write Recovery Time	t <sub>WR1</sub>	5		5		ns	13
	t <sub>WR2</sub>	15		15		ns	14
Output High Z from $\overline{\text{WE}}$	t <sub>ODW</sub>		30		35	ns	5
Output Active from $\overline{\text{WE}}$	t <sub>OE<sub>W</sub></sub>	5		5		ns	5
Data Setup Time	t <sub>DS</sub>	35		40		ns	4
Data Hold Time	t <sub>DH1</sub>	0		0		ns	13
	t <sub>DH2</sub>	10		10		ns	14

### READ CYCLE




SEE NOTE 1

### WRITE CYCLE 1




SEE NOTES 2, 3, 4, 6, 7, 8, and 13

**WRITE CYCLE 2**



SEE NOTES 2, 3, 4, 6, 7, 8, and 14

**POWER-DOWN/POWER-UP CONDITION**



SEE NOTE 12

**POWER-DOWN/POWER-UP TIMING**

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
$t_{PD}$	$\overline{CE}$ , $\overline{WE}$ at $V_{IH}$ before Power-Down	0		$\mu s$	12
$t_F$	$V_{CC}$ slew from 4.5V to 0V ( $\overline{CE}$ at $V_{IH}$ )	300		$\mu s$	
$t_R$	$V_{CC}$ slew from 0V to 4.5V ( $\overline{CE}$ at $V_{IH}$ )	0		$\mu s$	
$t_{REC}$	$\overline{CE}$ , $\overline{WE}$ at $V_{IH}$ after Power-Up	2	10	ms	

 $(t_A = 25^\circ C)$ 

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
$t_{DR}$	Expected Data Retention Time	10		years	9, 11

**WARNING:**

Under no circumstance are negative undershoots, of any amplitude, allowed when device is in battery backup mode.

**NOTES:**

- $\overline{WE}$  is high for a Read Cycle.
- $\overline{OE} = V_{IH}$  or  $V_{IL}$ . If  $\overline{OE} = V_{IH}$  during write cycle, the output buffers remain in a high impedance state.
- $t_{WP}$  is specified as the logical AND of  $\overline{CE}$  and  $\overline{WE}$ .  $t_{WP}$  is measured from the latter of  $\overline{CE}$  or  $\overline{WE}$  going low to the earlier of  $\overline{CE}$  or  $\overline{WE}$  going high.
- $t_{DS}$  is measured from the earlier of  $\overline{CE}$  or  $\overline{WE}$  going high.
- These parameters are sampled with a 5 pF load and are not 100% tested.
- If the  $\overline{CE}$  low transition occurs simultaneously with or later than the  $\overline{WE}$  low transition in Write Cycle 1, the output buffers remain in a high impedance state during this period.
- If the  $\overline{CE}$  high transition occurs prior to or simultaneously with the  $\overline{WE}$  high transition, the output buffers remain in high impedance state during this period.
- If  $\overline{WE}$  is low or the  $\overline{WE}$  low transition occurs prior to or simultaneously with the  $\overline{CE}$  low transition, the output buffers remain in a high impedance state during this period.
- Each DS1247Y is marked with a 4-digit date code AABB, AA designates the year of manufacture. BB designates the week of manufacture. The expected  $t_{DR}$  is defined as starting at the date of manufacture.
- All DC operating conditions, DC electrical characteristics, and AC electrical characteristics apply to both standard parts and those designated IND. Parts with the IND designation meet specifications over a temperature range of  $-40^\circ C$  to  $+85^\circ C$ .
- The expected data retention time for parts designated IND meet or exceed the specified  $t_{DR}$  at  $25^\circ C$ . IND parts which are continuously exposed to  $85^\circ C$  will have a  $t_{DR}$  of 2 years. The amount of time that IND parts are exposed to temperatures of less than  $85^\circ C$  will significantly prolong data retention time. For example, parts exposed continuously to temperatures of  $70^\circ C$  will have a  $t_{DR}$  of 7 years.
- In a power down condition the voltage on any pin may not exceed the voltage on  $V_{CC}$ .
- $t_{WR1}$ ,  $t_{DH1}$  are measured from  $\overline{WE}$  going high.
- $t_{WR2}$ ,  $t_{DH2}$  are measured from  $\overline{CE}$  going high.

**DC TEST CONDITIONS**

Outputs Open

Cycle = 200 ns for operating current

All voltages are referenced to ground

**AC TEST CONDITIONS**

Output Load: 100 pF + 1TTL Gate



Input Pulse Levels: 0 - 3.0V

Timing Measurement Reference Levels

Input: 1.5V

Output: 1.5V

Input pulse Rise and Fall Times: 5 ns

**DS1247Y NONVOLATILE SRAM**

PKG	32-PIN	
	MIN	MAX
A IN. MM	2.080 52.83	2.100 53.34
B IN. MM	0.715 18.16	0.740 18.80
C IN. MM	0.345 8.76	0.365 9.27
D IN. MM	0.280 7.11	0.31.0 7.49
E IN. MM	0.015 0.38	0.030 0.76
F IN. MM	0.120 3.05	0.160 4.06
G IN. MM	0.090 2.29	0.110 2.79
H IN. MM	0.590 14.99	0.630 16.00
J IN. MM	0.008 0.20	0.012 0.30
K IN. MM	0.015 0.43	0.025 0.58

