DS2250(T)

DALLAS
SEMICONDUCTOR

DS2250(T)
Soft Microcontroller Module

FEATURES

- 8–bit 8051 compatible microcontroller adapts to task–at–hand:
  - 8K, 32K, or 64K bytes of nonvolatile RAM for program and/or data memory storage
  - Initial downloading of software in end system via on–chip serial port
  - Capable of modifying its own program and/or data memory in end use

- High–reliability operation:
  - Maintains all nonvolatile resources for 10 years in the absence of V_{CC}
  - Power–fail reset
  - Early warning power–fail interrupt
  - Watchdog timer

- Software Security Feature:
  - Executes encrypted software to prevent unauthorized disclosure

- On–chip, full–duplex serial I/O ports

- Two on–chip timer/event counters

- 32 parallel I/O lines

- Compatible with industry standard 8051 instruction set

- Permanently Powered real time clock

PIN ASSIGNMENT

40-PIN SIMM

DESCRIPTION

The DS2250(T) Soft Microcontroller Module is a fully 8051 compatible 8–bit CMOS microcontroller that offers "softness" in all aspects of its application. This is accomplished through the comprehensive use of nonvolatile technology to preserve all information in the absence of system V_{CC}. The internal program/data memory space is implemented using 8K, 32K, or 64K bytes of nonvolatile CMOS SRAM. Furthermore, internal data registers and key configuration registers are also nonvolatile. An optional real time clock gives permanently powered timekeeping. The clock keeps time to a hundredth of a second using an on–board crystal. All nonvolatile memory and resources are maintained for over 10 years at room temperature in the absence of power.

121395 1/19

ORDERING INFORMATION

PART NUMBER	RAM SIZE	MAX CRYSTAL SPEED	TIMEKEEPING?
DS2250–8–16	8K bytes	16 MHz	No
DS2250–32–16	32K bytes	16 MHz	No
DS2250–64–16	64K bytes	16 MHz	No
DS2250T–8–16	8K bytes	16 MHz	Yes
DS2250T–32–16	32K bytes	16 MHz	Yes
DS2250T–64–16	64K bytes	16 MHz	Yes

Operating information is contained in the User's Guide section of the Secure Microcontroller Data Book. This data sheet provides ordering information, pinout, and electrical specifications.

DS2250(T) BLOCK DIAGRAM Figure 1

PIN DESCRIPTION

PIN	DESCRIPTION
1, 3, 5, 7, 9, 11, 13, 15	**P1.0 – P1.7.** General purpose I/O Port 1
17	**RST** – Active high reset input. A logic 1 applied to this pin will activate a reset state. This pin is pulled down internally so this pin can be left unconnected if not used. An RC power–on reset circuit is not needed and is not recommended.
19	**P3.0 RXD.** General purpose I/O port pin 3.0. Also serves as the receive signal for the on board UART. This pin should not be connected directly to a PC COM port.
21	**P3.1 TXD.** General purpose I/O port pin 3.1. Also serves as the transmit signal for the on board UART. This pin should not be connected directly to a PC COM port.
23	**P3.2 $\overline{\text{INT0}}$.** General purpose I/O port pin 3.2. Also serves as the active low External Interrupt 0.
25	**P3.3 $\overline{\text{INT1}}$.** General purpose I/O port pin 3.3. Also serves as the active low External Interrupt 1.
27	**P3.4 T0.** General purpose I/O port pin 3.4. Also serves as the Timer 0 input.
29	**P3.5 T1.** General purpose I/O port pin 3.5. Also serves as the Timer 1 input.
31	**P3.6 $\overline{\text{WR}}$.** General purpose I/O port pin. Also serves as the write strobe for Expanded bus operation.
33	**P3.7 $\overline{\text{RD}}$.** General purpose I/O port pin. Also serves as the read strobe for Expanded bus operation.
35, 37	**XTAL2, XTAL1.** Used to connect an external crystal to the internal oscillator. XTAL1 is the input to an inverting amplifier and XTAL2 is the output.
39	**GND** – Logic ground.
26, 28, 30, 32, 34, 36, 38, 40	**P2.7–P2.0.** General purpose I/O Port 2. Also serves as the MSB of the Expanded Address bus.
24	**$\overline{\text{PSEN}}$** – Program Store Enable. This active low signal is used to enable an external program memory when using the Expanded bus. It is normally an output and should be unconnected if not used. $\overline{\text{PSEN}}$ also is used to invoke the Bootstrap Loader. At this time, $\overline{\text{PSEN}}$ will be pulled down externally. This should only be done once the DS2250(T) is already in a reset state. The device that pulls down should be open drain since it must not interfere with $\overline{\text{PSEN}}$ under normal operation.
22	**ALE** – Address Latch Enable. Used to de–multiplex the multiplexed Expanded Address/Data bus on Port 0. This pin is normally connected to the clock input on a '373 type transparent latch. When using a parallel programmer, this pin also assumes the $\overline{\text{PROG}}$ function for programming pulses.
20	**$\overline{\text{EA}}$** – External Access. This pin forces the DS2250(T) to behave like an 8031. No internal memory (or clock) will be available when this pin is at a logic low. Since this pin is pulled down internally, it should be connected to +5V to use NVRAM. In an parallel programmer, this pin also serves as V_{PP} for super voltage pulses.

PIN	DESCRIPTION
4, 6, 8, 10, 12, 14, 16, 18	**P0.0–P0.7.** General purpose I/O Port 0. This port is open–drain and can not drive a logic 1. It requires external pull–ups. Port 0 is also the multiplexed Expanded Address/Data bus. When used in this mode, it does not require pull–ups.
2	**V_{CC} +** – 5 volts.

INSTRUCTION SET

The DS2250(T) executes an instruction set which is object code compatible with the industry standard 8051 microcontroller. As a result, software development packages which have been written for the 8051 are compatible with the DS2250(T), including cross–assemblers, high–level language compilers, and debugging tools. Note that the DS2250(T) is functionally identical to the DS5000(T) except for package and the 64K memory option.

A complete description for the DS2250(T) instruction set is available in the User's Guide section of the Secure Microcontroller Data Book.

MEMORY ORGANIZATION

Figure 2 illustrates the address spaces which are accessed by the DS2250(T). As illustrated in the figure, separate address spaces exist for program and data memory. Since the basic addressing capability of the machine is 16 bits, a maximum of 64 Kbytes of program memory and 64 Kbytes of data memory can be accessed by the DS2250(T) CPU. The 8K or 32K byte RAM area inside of the DS2250(T) can be used to contain both program and data memory. A second 32K RAM is available for data only.

The Real–time Clock (RTC) in the DS2250(T) is reached in the memory map by setting a SFR bit. The MCON.2 bit (ECE2) is used to select an alternate data memory map. While ECE2=1, all MOVXs will be routed to this alternate memory map. The real–time clock is a serial device that resides in this area. A full description of the RTC access and example software is given in the User's Guide section of the Secure Microcontroller Data Book.

DS2250(T) MEMORY MAP Figure 2

LEGEND:

```
[////]  =  NVRAM MEMORY

[    ]  =  EXPANDED BUS (PORTS 0 AND 2)

[XXXX]  =  NOT AVAILABLE
```

PROGRAM LOADING

The Program Load Modes allow initialization of the NVRAM Program/Data Memory. This initialization may be performed in one of two ways:

1. Serial Program Loading which is capable of performing Bootstrap Loading of the DS2250(T). This feature allows the loading of the application program to be delayed until the DS2250(T) is installed in the end system.

2. Parallel Program Load cycles which perform the initial loading from parallel address/data information presented on the I/O port pins. this mode is timing–set compatible with the 87C51H microcontroller programming mode.

The DS2250(T) is placed in its Program Load configuration by simultaneously applying a logic 1 to the RST pin and forcing the $\overline{PSEN}$ line to a logic 0 level. Immediately following this action, the DS2250(T) will look for a parallel Program Load pulse, or a serial ASCII carriage return (0DH) character received at 9600, 2400, 1200, or 300 bps over the serial port.

The hardware configurations used to select these modes of operation are illustrated in Figure 3.

PROGRAM LOADING CONFIGURATIONS Figure 3

Table 1 summarizes the selection of the available Parallel Program Load cycles. The timing associated with these cycles is illustrated in the electrical specs.

SERIAL BOOTSTRAP LOADER

The Serial Program Load Mode is the easiest, fastest, most reliable, and most complete method of initially loading application software into the DS2250(T) nonvolatile RAM. Communication can be performed over a standard asynchronous serial communications port. A typical application would use a simple RS232C serial interface to program the DS2250(T) as a final production procedure. The hardware configuration which is required for the Serial Program Load mode is illustrated in Figure 3. Port pins 2.7 and 2.6 must be either open or pulled high to avoid placing the device in a parallel load cycle. Although an 11.0592 MHz crystal is shown in Figure 3, a variety of crystal frequencies and loader baud rates are supported, shown in Table 2. The serial loader is designed to operate across a three–wire interface from a standard UART. The receive, transmit, and ground wires are all that are necessary to establish communication with the DS2250(T).

The Serial Bootstrap Loader implements an easy–to–use command line interface which allows an application program in an Intel hex representation to be loaded into and read back from the device. Intel hex is the typical format which existing 8051 cross–assemblers output. The serial loader responds to single character commands which are summarized below:

COMMAND	FUNCTION
C	Return CRC–16 checksum of embedded RAM
D	Dump Intel Hex File
F	Fill embedded RAM block with constant
K	Load 40–bit Encryption Key
L	Load Intel Hex File
R	Read MCON register
T	Trace (Echo) incoming Intel Hex data
U	Clear Security Lock
V	Verify Embedded RAM with incoming Intel Hex
W	Write MCON register
Z	Set Security Lock
P	Put a value to a port.
G	Get a value from a port.

PARALLEL PROGRAM LOAD CYCLES Table 1

MODE	RST	$\overline{PSEN}$	$\overline{PROG}$	$\overline{EA}$	P2.7	P2.6	P2.5
Program	1	0	0	V_{PP}	1	0	X
Security Set	1	0	0	V_{PP}	1	1	X
Verify	1	X	X	1	0	0	X
Prog Expanded	1	0	0	V_{PP}	0	1	0
Verify Expanded	1	0	1	1	0	1	0
Prog MCON or Key registers	1	0	0	V_{PP}	0	1	1
Verify MCON registers	1	0	1	1	0	1	1

The Parallel Program Cycle is used to load a byte of data into a register or memory location within the DS2250(T). The Verify Cycle is used to read this byte back for comparison with the originally loaded value to verify proper load ing. The Security Set Cycle may be used to enable and the Software Security feature. One may also enter bytes for the MCON register or for the five encryption registers using the Program MCON cycle. When using this cycle, the absolute register address must be presented at Ports 1 and 2 as in the normal program cycle (Port 2 should be 00H). The MCON contents can likewise be verified using the Verify MCON cycle.

When the DS2250(T) first detects a Parallel Program Strobe pulse or a Security Set Strobe pulse while in the Program Load Mode following a Power On Reset, the internal hardware of the device is initialized so that an existing 4 Kbyte program can be programmed into a DS2250(T) with little or no modification. This initialization automatically sets the Range Address for 8 Kbytes and maps the lowest 4 Kbyte bank of Embedded RAM as program memory. The next 4 Kbytes of Embedded RAM are mapped as Data Memory.

In order to program more than 4 Kbytes of program code, the Program/Verify Expanded cycles can be used. Up to 32 Kbytes of program code can be entered and verified. Note that the expanded 32 Kbyte Program/Verify cycles take much longer than the normal 4 Kbyte Program/Verify cycles.

A typical parallel loading session would follow this procedure. First, set the contents of the MCON register with the correct range and partition only if using expanded programming cycles. Next, the encryption registers can be loaded to enable encryption of the program/data memory (not required). Then, program the DS2250(T) using either normal or expanded program cycles and check the memory contents using Verify cycles. The last operation would be to turn on the security lock feature by either a Security Set cycle or by explicitly writing to the MCON register and setting MCON.0 to a 1.

SERIAL LOADER BAUD RATES FOR DIFFERENT CRYSTAL FREQUENCIES Table 2

CRYSTAL FREQ (MHz)	BAUD RATE					
	300	1200	2400	9600	19200	57600
14.7456		Y	Y	Y	Y	
11.0592	Y	Y	Y	Y	Y	Y
9.21600	Y	Y	Y	Y		
7.37280	Y	Y	Y	Y		
5.52960	Y	Y	Y	Y		
1.84320	Y	Y	Y	Y		

ADDITIONAL INFORMATION
A complete description for all operational aspects of the DS2250(T) is provided in the User's Guide section of the Secure Microcontroller Data Book.

DEVELOPMENT SUPPORT
Dallas Semiconductor offers a kit package for developing and testing user code. The DS5000TK Evaluation Kit allows the user to download Intel hex formatted code directly to the DS2250(T) from a PC–XT/AT or compatible computer. The kit consists of a DS5000T–32–12, an interface pod, demo software, and an RS232 connector that attaches to the COM1 or COM2 serial port of a PC. The kit can be used with a DS2250(T). A mechanical adaptor, the DS9075–40V, allows a DS2250(T) to be used in the DS5000TK. See the Secure Microcontroller User's Guide for further details.

DS2250(T)

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground	−0.3V to +7.0V
Operating Temperature	0°C to 70°C
Storage Temperature	−40°C to +70°C
Soldering Temperature	260°C for 10 seconds

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

DC CHARACTERISTICS   (t_A = 0°C to70°C; V_{CC} = 5V $\pm$ 5%)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Low Voltage	V_{IL}	−0.3		+0.8	V	1
Input High Voltage	V_{IH1}	2.0		V_{CC} +0.3	V	1
Input High Voltage RST, XTAL1	V_{IH2}	3.5		V_{CC} +0.3	V	1
Output Low Voltage @ I_{OL}=1.6 mA (Ports 1, 2, 3)	V_{OL1}		0.15	0.45	V	
Output Low Voltage @ I_{OL}=3.2 mA (Ports 0, ALE, $\overline{PSEN}$)	V_{OL2}		0.15	0.45	V	1
Output High Voltage @ I_{OH}=−80 µA(Ports 1, 2, 3)	V_{OH1}	2.4	4.8		V	1
Output High Voltage @I_{OH}=−400 µA(Ports 0, ALE, $\overline{PSEN}$)	V_{OH2}	2.4	4.8		V	1
Input Low Current V_{IN} = 0.45V (Ports 1, 2, 3)	I_{IL}			−50	µA	
Transition Current; 1 to 0 V_{IN} = 2.0V (Ports 1, 2, 3)	I_{TL}			−500	µA	
Input Leakage Current 0.45 < V_{IN} < V_{CC} (Port 0)	I_L			$\pm$10	µA	
RST, $\overline{EA}$ Pulldown Resistor	R_{RE}	40		125	KΩ	
Stop Mode Current	I_{SM}			80	µA	4
Power Fail Warning Voltage	V_{PFW}	4.15	4.6	4.75	V	1
Minimum Operating Voltage	V_{CCmin}	4.05	4.5	4.65	V	1
Programming Supply Voltage (Parallel Program Mode)	V_{PP}	12.5		13	V	1
Program Supply Current	I_{PP}		15	20	mA	
Operating Current DS2250–8K DS2250–32K @ 12 MHz DS2250(T)–64–16 @ 16 MHz	I_{CC}			43 48 54	mA	2
Idle Mode Current @ 8 MHz	I_{CC}			6.2	mA	3

121395 10/19

AC CHARACTERISTICS
EXPANDED BUS MODE TIMING SPECIFICATIONS $(t_A = 0°C\ to\ 70°C;\ V_{CC} = 5V \pm 5\%)$

#	PARAMETER	SYMBOL	MIN	MAX	UNITS
1	Oscillator Frequency	$1/t_{CLK}$	1.0	16 (–16)	MHz
2	ALE Pulse Width	t_{ALPW}	$2t_{CLK}-40$		ns
3	Address Valid to ALE Low	t_{AVALL}	$t_{CLK}-40$		ns
4	Address Hold After ALE Low	t_{AVAAV}	$t_{CLK}-35$		ns
5	ALE Low to Valid Instr. In @12 MHz @16 MHz	t_{ALLVI}		$4t_{CLK}-150$ $4t_{CLK}-90$	ns
6	ALE Low to $\overline{PSEN}$ Low	t_{ALLPSL}	$t_{CLK}-25$		ns
7	$\overline{PSEN}$ Pulse Width	t_{PSPW}	$3t_{CLK}-35$		ns
8	$\overline{PSEN}$ Low to Valid Instr. In @12 MHz @16 MHz	t_{PSLVI}		$3t_{CLK}-150$ $3t_{CLK}-90$	ns ns
9	Input Instr. Hold after $\overline{PSEN}$ Going High	t_{PSIV}	0		ns
10	Input Instr. Float after $\overline{PSEN}$ Going High	t_{PSIX}		$t_{CLK}-20$	ns
11	Address Hold after $\overline{PSEN}$ Going High	t_{PSAV}	$t_{CLK}-8$		ns
12	Address Valid to Valid Instr. In @12 MHz @16 MHz	t_{AVVI}		$5t_{CLK}-150$ $5t_{CLK}-90$	ns ns
13	$\overline{PSEN}$ Low to Address Float	t_{PSLAZ}	0		ns
14	$\overline{RD}$ Pulse Width	t_{RDPW}	$6t_{CLK}-100$		ns
15	$\overline{WR}$ Pulse Width	t_{WRPW}	$6t_{CLK}-100$		ns
16	$\overline{RD}$ Low to Valid Data In @12 MHz @16 MHz	t_{RDLDV}		$5t_{CLK}-165$ $5t_{CLK}-105$	ns ns
17	Data Hold after $\overline{RD}$ High	t_{RDHDV}	0		ns
18	Data Float after $\overline{RD}$ High	t_{RDHDZ}		$2t_{CLK}-70$	ns
19	ALE Low to Valid Data In @12 MHz @16 MHz	t_{ALLVD}		$8_{CLK}-150$ $8t_{CLK}-90$	ns ns
20	Valid Addr. to Valid Data In @12 MHz @16 MHz	t_{AVDV}		$9t_{CLK}-165$ $9t_{CLK}-105$	ns ns
21	ALE Low to $\overline{RD}$ or $\overline{WR}$ Low	t_{ALLRDL}	$3t_{CLK}-50$	$3t_{CLK}+50$	ns
22	Address Valid to $\overline{RD}$ or $\overline{WR}$ Low	t_{AVRDL}	$4t_{CLK}-130$		ns
23	Data Valid to $\overline{WR}$ Going Low	t_{DVWRL}	$t_{CLK}-60$		ns
24	Data Valid to $\overline{WR}$ High @12 MHz @16 MHz	t_{DVWRH}	$7t_{CLK}-150$ $7t_{CLK}-90$		ns ns
25	Data Valid after $\overline{WR}$ High	t_{WRHDV}	$t_{CLK}-50$		ns
26	$\overline{RD}$ Low to Address Float	t_{RDLAZ}		0	ns
27	$\overline{RD}$ or $\overline{WR}$ High to ALE High	t_{RDHALH}	$t_{CLK}-40$	$t_{CLK}+50$	ns

DS2250(T)

## EXPANDED PROGRAM MEMORY READ CYCLE


EXPANDED DATA MEMORY READ CYCLE

EXPANDED DATA MEMORY WRITE CYCLE

EXTERNAL CLOCK TIMING

AC CHARACTERISTICS (cont'd)
EXTERNAL CLOCK DRIVE
$(t_A = 0°C \text{ to} 70°C; V_{CC} = 5V \pm 5\%)$

| #	PARAMETER		SYMBOL	MIN	MAX	UNITS
28	External Clock High Time	@12 MHz @16 MHz	t_{CLKHPW}	20 15		ns ns
29	External Clock Low Time	@12 MHz @16 MHz	t_{CLKLPW}	20 15		ns ns
30	External Clock Rise Time	@12 MHz @16 MHz	t_{CLKR}		20 15	ns ns
31	External Clock Fall Time	@12 MHz @16 MHz	t_{CLKF}		20 15	ns ns

AC CHARACTERISTICS (cont'd)
POWER CYCLING TIMING
$(t_A = 0°C \text{ to} 70°C; V_{CC} = 5V \pm 5\%)$

| #	PARAMETER	SYMBOL	MIN	MAX	UNITS
32	Slew Rate from V_{CCmin} to 3.3V	t_F	40		μs
33	Crystal Start up Time	t_{CSU}		(note 5)	
34	Power On Reset Delay	t_{POR}		21504	t_{CLK}

SERIAL PORT TIMING – MODE 0

AC CHARACTERISTICS (cont'd)
SERIAL PORT TIMING – MODE 0
$(t_A = 0°C \text{ to} 70°C; V_{CC} = 5V \pm 5\%)$

| #	PARAMETER	SYMBOL	MIN	MAX	UNITS
35	Serial Port Cycle Time	t_{SPCLK}	$12t_{CLK}$		µs
36	Output Data Setup to Rising Clock Edge	t_{DOCH}	$10t_{CLK} - 133$		ns
37	Output Data Hold after Rising Clock Edge	t_{CHDO}	$2t_{CLK} - 117$		ns
38	Clock Rising Edge to Input Data Valid	t_{CHDV}		$10t_{CLK} - 133$	ns
39	Input Data Hold after Rising Clock Edge	t_{CHDIV}	0		ns

POWER CYCLE TIMING

AC CHARACTERISTICS (cont'd)
PARALLEL PROGRAM LOAD TIMING

$(t_A = 0°C \text{ to} 70°C; V_{CC} = 5V \pm 5\%)$

#	PARAMETER	SYMBOL	MIN	MAX	UNITS
40	Oscillator Frequency	$1/t_{CLK}$	1.0	12.0	MHz
41	Address Setup to $\overline{PROG}$ Low	t_{AVPRL}	0		
42	Address Hold after $\overline{PROG}$ High	t_{PRHAV}	0		
43	Data Setup to $\overline{PROG}$ Low	t_{DVPRL}	0		
44	Data Hold after $\overline{PROG}$ High	t_{PRHDV}	0		
45	P2.7, 2.6, 2.5 Setup to V_{PP}	t_{P27HVP}	0		
46	V_{PP} Setup to $\overline{PROG}$ Low	t_{VPHPRL}	0		
47	V_{PP} Hold after $\overline{PROG}$ Low	t_{PRHVPL}	0		
48	$\overline{PROG}$ Width Low	t_{PRW}	2400		t_{CLK}
49	Data Output from Address Valid	t_{AVDV}		48 1800*	t_{CLK}
50	Data Output from P2.7 Low	t_{DVP27L}		48 1800*	t_{CLK}
51	Data Float after P2.7 High	t_{P27HDZ}	0	48 1800*	t_{CLK}
52	Delay to Reset/$\overline{PSEN}$ Active after Power On	t_{PORPV}	21504		t_{CLK}
53	Reset/$\overline{PSEN}$ Active (or Verify Inactive) to V_{PP} High	t_{RAVPH}	1200		t_{CLK}
54	V_{PP} Inactive (Between Program Cycles)	t_{VPPPC}	1200		t_{CLK}
55	Verify Active Time	t_{VFT}	48 2400*		t_{CLK}

* Second set of numbers refers to expanded memory programming up to 32K bytes.

PARALLEL PROGRAM LOAD TIMING

CAPACITANCE   (test frequency = 1 MHz; t_A = 25°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Output Capacitance	C_O			10	pF	
Input Capacitance	C_I			10	pF	

DS2250(T) TYPICAL I_{CC} VS. FREQUENCY

Normal operation is measured using:
1) External crystals on XTAL1 and 2
2) All port pins disconnected
3) RST=0 volts and EA=V_{CC}
4) Part performing endless loop writing to internal memory.

Idle mode operation is measured using:
1) External clock source at XTAL1; XTAL2 floating
2) All port pins disconnected
3) RST=0 volts and EA=V_{CC}
4) Part set in IDLE mode by software.

NOTES:

1. All voltages are referenced to ground.

2. Maximum operating I_{CC} is measured with all output pins disconnected; XTAL1 driven with t_{CLKR}, t_{CLKF}=10 ns, V_{IL} = 0.5V; XTAL2 disconnected; $\overline{EA}$ = RST = PORT0 = V_{CC}.

3. Idle mode I_{CC} is measured with all output pins disconnected; XTAL1 driven at 8 MHz with t_{CLKR}, t_{CLKF} = 10 ns, V_{IL} = 0.5V; XTAL2 disconnected; $\overline{EA}$ = PORT0 = V_{CC}, RST = V_{SS}.

4. Stop mode I_{CC} is measured with all output pins disconnected; $\overline{EA}$ = PORT0 = V_{CC}; XTAL2 not connected; RST = V_{SS}.

5. Crystal start up time is the time required to get the mass of the crystal into vibrational motion from the time that power is first applied to the circuit until the first clock pulse is produced by the on-chip oscillator. The user should check with the crystal vendor for the worst case spec on this time.

PACKAGE DRAWING

PKG	40–PIN	
DIM	MIN	MAX
A	2.645	2.655
B	2.379	2.389
C	0.845	0.855
D	0.395	0.405
E	0.245	0.255
F	0.050 BSC	
G	0.075	0.085
H	0.245	0.255
I	0.950 BSC	
J	0.120	0.130
K	1.320	1.330
L	1.445	1.455
M	0.057	0.067
N	–	0.160
O	–	0.195
P	–	0.054

121395 19/19