

DS3647A Quad TRI-STATE® MOS Memory I/O Register

General Description

The DS3647A is a 4-bit I/O buffer register intended for use in MOS memory systems. This circuit employs a fall-through latch for data storage. This method of latching captures the data in parallel with the output, thus eliminating the delays encountered in other designs. This circuit uses Schottkyclamped transistor logic for minimum propagation delay and employs PNP input transistors so that input currents are low, allowing a large fan-out for this circuit which is needed in a memory system.

Two pins per bit are provided, and data transfer is bi-directional so that the register can handle both input and output data. The direction of data flow is controlled through the input enables. The latch control, when taken low, will cause the register to hold the data present at that time and display it at the outputs. Data can be latched into the register independent of the output disables or EXPANSION input. Either or both of the output may be taken to the high-impedance state with the outputs to facilitate multiplexing with other I/O registers on the same data lines. The DS3647A features TRI-STATE outputs. The "B" port outputs are designed for use in bus organized data transmission systems and can sink 80 mA and source -5.2 mA. Data going from port "A" to port "B" and from "B" to port "A" is inverted in the DS3647A.

Features

- PNP inputs minimize loading
- Fall-through latch design
- Propagation delay of only 15 ns
- TRI-STATE outputs
- EXPANSION control
- Bi-directional data flow
- TTL compatible
- Transmission line driver output



The TATE - is a registered trademark of Matonal Centeondacto

© 1995 National Semiconductor Corporation TL/F/8354

RRD-B30M105/Printed in U. S. A.

February 1986

Absolute Maximum Ratin	GS (Note 1)
If Military/Aerospace specified device please contact the National Semic Office/Distributors for availability and	es are required, onductor Sales specifications.
Supply Voltage	7V
Input Voltage	-1.5V to $+7V$
Storage Temperature Range	-65° to $+150^\circ\text{C}$
Maximum Power Dissipation* at 25°C	
Molded Package	1476 mW
Lead Temperature (Soldering, 10 seconds) 300°C
*Derate molded package 10.0 mW/° C above 25°C.	

Operating Conditions

	Min	Max	Units
Supply Voltage (V _{CC})	4.5	5.5	V
Temperature (T _A)			
DS3647A	0	+70	°C

Electrical Characteristics (Notes 2 and 3)

Symbol	Parameter	Conditions			Тур	Max	Units
V _{IN(1)}	Logic "1" Input Voltage			2.0			V
V _{IN(0)}	Logic "0" Input Voltage					0.8	V
I _{IN(1)}	Logic "1" Input Current		Latch, Disable Inputs		0.1	40	μΑ
		$V_{00} = 5.5V$ $V_{00} = 5.5V$	Expansion		0.2	80	μΑ
			A Ports, B Ports		0.2	100	μΑ
			Enable Inputs		0.4	200	μΑ
I _{IN(0)}	Logic "0" Input Current		Latch, Disable Inputs		-25	-250	μΑ
		$V_{\rm ext} = 5 \mathrm{EV} V_{\rm ext} = 0 \mathrm{EV}$	Expansion		-50	-500	μA
		VCC 3.3V, VIN 0.3V	A Ports, B Ports		-50	-500	μA
			Enable, Inputs		-0.1	-1.25	mA
V _{CLAMP}	Input Clamp Voltage	$V_{CC} = 4.5V, I_{IN} = -18 \text{ mA}$			-0.6	-1.2	V
V _{OL(A)}	Logic "0" Output Voltage A Ports	V _{CC} =4.5V, I _{OL} =20 mA			0.4	0.5	v
Value	Logic "0" Output Voltage	$V_{00} = 4.5 V$	I _{OL} =30 mA		0.3	0.4	V
VOL(B)	B Ports	VCC 4.3V	I _{OL} =50 mA		0.4	0.5	V
Vouvo	Logic "1" Output Voltage	lou = -1 mA	V _{CC} =5V	3.0	3.4		V
VOH(A)	A Ports	IOH I III/	V _{CC} =4.5V	2.5	3.4		V
Vouvo	Logic "1" Output Voltage	lou = -5.2 mA (Note 4)	V _{CC} =5V	2.9	3.3		V
• OH(B)	B Ports		V _{CC} =4.5V	2.4	3.3		V
I _{OS(A)}	Output Short-Circuit Current A Port	V _{CC} =4.5V to 5.5V, V _{OUT} =0V, (Note 4)			-80	-120	mA
I _{OS(B)}	Output Short-Circuit Current B Port	V _{CC} =4.5V to 5.5V, V _{OUT} =0V, (Note 4)			-120	-180	mA
Icc	Power Supply Current	Exp=3V, A Ports=0V, B Ports Open, All Other Pins=0V	DS3647A		100	140	mA
		Enable A, Latch=3V, A Ports= 0V, B Ports Open, All Other Pins=0V	DS3647A		70	105	mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the 0°C to $+70^{\circ}$ C range. All typicals are given for V_{CC}=5V and T_A=25^{\circ}C.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted.

Note 4: Only one output at a time should be shorted.

Symbol	Parame	eter	Conditions		Min	Тур	Max	Unit
DATA TRA	NSFER B PORT TO A	PORT			·			
t _{pd0}	Propagation Delay	to a Logic "0"	CL=50 pF, R_L =280 Ω , (Figures 1 and 4)			7.5	15	ns
t _{pd1}	Propagation Delay	to a Logic "1"	$C_L = 50 \text{ pF}, R_L = 280\Omega,$ (Figures 1 and 4)			6.0	12	ns
A PORT CO	NTROL FROM OUTP	UT DISABLE A INP	UT					
t _{LZ}	Delay to High Impe Logic ''0''	dance from	(Figures 1 and 5)		13	20	ns	
tнz	Delay to High Impe Logic ''1''	dance from	(Figures 1 and 6)		14	20	ns	
t _{ZL}	Delay to Logic "0" from High Impedance		(Figures 1 and 7)			10	15	ns
t _{ZH}	Delay to Logic "1" from High Impedance		(Figures 1 and 8)			25	35	ns
DATA TRA	NSFER A PORT TO B	PORT, DS3647A						
t _{pd0}	Propagation Delay to a Logic "0"		C _L = 50 pF, R _L = 100 <i>(Figures 2 and 4)</i>)Ω,		6.5	12	ns
t _{pd1}	Propagation Delay	to a Logic "1"	C _L = 50 pF, R _L = 100 (<i>Figures 2 and 4</i>))Ω,		8.0	15	ns
B PORT CO	NTROL FROM OUTP	UT DISABLE B INP	UT, DS3647A					
t _{LZ}	Delay to High Impe Logic ''0''	dance from	(Figures 2 and 5)			15	25	ns
t _{HZ}	Delay to High Impedance from Logic "1"		(Figures 2 and 6)			14	20	ns
t _{ZL}	Delay to Logic "0" from High Impedance		(Figures 2 and 7)			10	16	ns
t _{ZH}	Delay to Logic "1" Impedance	from High	(Figures 2 and 8)			25	35	ns
LATCH SET	-UP AND HOLD TIME	S, ALL DEVICES						
^t SET-UP	Set-Up Time of Dat Latch Goes Low	ta Input Before	5		0		ns	
t _{HOLD}	Hold Time of Data	Input After	10		5		ns	
Produc	t Description							
]	
	Device Number	Function	Function	A Por	t Outputs	B Port Outputs		
	DS3647A	Inverting	Inverting	TRI	-STATE	TRI-S	TATE	

3



4



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.