DS3667 TRI-STATE® Bidirectional Transceiver

General Description


The DS3667 is a high-speed Schottky 8-channel bidirectional transceiver designed for digital information and communication systems. Pin selectable totem-pole/open collector outputs are provided at all driver outputs. This feature, together with the Dumb Mode which puts both driver and receiver outputs in TRI-STATE at the same time, means higher flexibility of system design. PNP inputs are used at all driver inputs for minimum loading, and hysteresis is provided at all receiver inputs for added noise margin. A power up/down protection circuit is included at all outputs to pro-

vide glitch-free operation during V_{CC} power up or down.

Features


- 8-channel bidirectional non-inverting transceivers
- Bidirectional control implemented with TRI-STATE output design
- High speed Schottky design
- Low power consumptionHigh impedance PNP inputs (drivers)
- Pin selectable totem-pole/open collector outputs (drivers)
- 500 mV (typ) input hysteresis (receivers)
- Power up/down protection (glitch-free)Dumb Mode capability

Connection Diagram



Order Number DS3667N See NS Package Number N20A TL/F/5245-1

Logic Diagram



Functional Truth Table

Control Input Level		Data Transceivers				
TE	PE	Mode	Bus Port	Terminal Port		
Н	Н	Т	Totem-Pole Output	Input		
Н	L	T	Open Collector Output	Input		
L	Ξ	R	Input	Output		
L	L	D	TRI-STATE	TRI-STATE		

H: High Level Input

L. Low Level Input

T: Transmitting Mode

R: Receiving Mode
D: Dumb Mode

TL/F/5245-2

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) 7.0V
Input Voltage 5.5V
Storage Temperature Range -65°C to +150°C

Maximum Power Dissipation* at 25°C

Molded Package 1832 mW Lead Temperature (Soldering, 4 seconds) 260°C

*Derate molded package 14.7 mW/°C above 25°C.

Operating Conditions						
Min	Max	Units				
4.75	5.25	٧				
0	70	°C				
	48	mΑ				
	16	mA				
	Min 4.75	Min Max 4.75 5.25 0 70 48				

Electrical Characteristics (Notes 2 and 3)

Symbol	Parameter High Level Input Voltage Low Level Input Voltage Input Clamp Voltage		Conditions	Min	Typ . −0.8	0.8 -1.5	V V	
V _{IH}				2				
V _{IL}								
VIK			$I_{\parallel} = -18 \text{ mA}$					
V _{HYS}	Input Hysteresis	Bus		400	500		mV	
Voн	High Level Output Voltage	Terminal	$I_{OH} = -800 \mu\text{A}$	2.7	3.5		v	
		Bus	$I_{OH} = -5.2 \text{ mA}$	2.5	3.4		V	
·OL	Low Level	Terminal	I _{OL} = 16 mA		0.3	0.5	v	
	Output Voltage	Output Voltage Bus I _{OL} = 48 mA	I _{OL} = 48 mA		0.4	0.5		
I _{IH} High Level Input Currer	High Level Input Current	TE, PE	V _I = 5.5V		0.2	100		
			V _I = 2.7V		0.1	20		
		Terminal and Bus	V _I = 4V			200	μА	
l _{IL} Low Level Input Current	Terminal and TE, PE	V ₁ = 0.5V		-10	-100	μΑ		
		Bus			-0.4	-1.0	m/	
los	Short Circuit Output Current	Terminal	V _I = 2V, V _O = 0V (Note 4)	-15	-35	-75	mA	
		Bus		-50	-120	-200		
lcc	Supply Current	<u> </u>	Transmit, $TE = 2V$, $PE = 2V$, $V_j = 0.8V$		75	100		
			Receive, TE = 0.8V, PE = 2V, V _I = 0.8V		65	90	mA	
C _{IN}	Bus-Port Capacitance	Bus	V _{CC} = 0V, V _I = 0V, f = 10 kHz (Note 5)		20	30	pF	

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operations.

Note 2: Unless otherwise specified, min/max limits apply across the 0°C to +70°C temperature range and the 4.75V to 5.25V power supply range. All typical values are for T_A = 25°C and V_{CC} = 5.0V.

Note 3: All currents into device pins are shown as positive; all currents out of device pins are shown as negative; all voltages are referenced to ground, unless otherwise specified. All values shown as max or min are so classified on absolute value basis.

Note 4: Only one output at a time should be shorted.

Note 5: This parameter is guaranteed by design. It is not a tested parameter.


Switching Characteristics Von = 5.0V ±5%. TA = 0°C to ±70°C (Note 1)

Symbol	Parameter	From	То	Conditions	Min	Тур	Max	Units	
t _{PLH}	Propagation Delay Time, Low to High Level Output	Tambia	Bus	$V_L = 2.3V$ $R_L = 38.3\Omega$ $C_L = 30 \text{ pF}$ (Figure 1)		10	20	ns	
t _{PHL}	Propagation Delay Time, High to Low Level Output	Terminal				14	20	ns	
t _{PLH}	Propagation Delay Time, Low to High Level Output		Terminal	$V_L = 5.0V$ $R_L = 240\Omega$ $C_L = 30 \text{ pF}$ (Figure 2)		15	20	ns	
t _{PHL}	Propagation Delay Time, High to Low Level Output	Bus				10	20	ns	
^t PZH	Output Enable Time to High Level	TE (Notes 2 and 3)		V _I = 3.0V V _L = 0V	-	19	30	ns	
^t PHZ	Output Disable Time to High Level		TE	Bus	R _L = 480Ω C _L = 15 pF (Figure 1)		15	20	ns
t _{PZL}	Output Enable Time to Low Level		(Notes 2 and 3)	V _I = 0V V _L = 2.3V		24	40	ns	
^t PLZ	Output Disable Time to Low Level			$R_L = 38.3\Omega$ $C_L = 15 pF$ (Figure 1)		17	30	ns	
t _{PZH}	Output Enable Time to High Level	TE, PE (Notes 2 and 3)		V _I = 3.0V V _L = 0V		19	35	ns	
t _{PHZ}	Output Disable Time to High Level		Terminal	$R_L = 3 k\Omega$ $C_L = 15 pF$ (Figure 1)		17	25	ns	
t _{PZL}	Output Enable Time to Low Level		(Notes 2 and 3)	į	V _I = 0V V _L = 5V		27	40	ns
t _{PLZ}	Output Disable Time to Low Level			R _L = 280Ω C _L = 15 pF (Figure 1)		17	30	ns	
łрzн	Output Pull-Up Enable Time	PE	Bus	V _I = 0V		10	20	ns	
PHZ	Output Pull-Up Disable Time	(Notes 2 and 3)		$R_L = 480\Omega$ $C_L = 15 pF$ (Figure 1)		10	20	ns	


Note 1: All typical values are for $T_A = 26^{\circ}C$, $V_{CC} = 5V$. Note 2: Refer to Functional Truth Table for control input definition.

Note 3: Test configuration should be connected to only one transceiver at a time due to the high current stress caused by the VI voltage source when the output connected to that input becomes active.

Switching Load Configurations





V_C logic low = 0V *C_L includes jig and probe capacitance FIGURE 1





*C_L includes jig and probe capacitance FIGURE 2

Switching Waveforms









11-35