

April 18, 2008

# DS64EV400 Programmable Quad Equalizer

### **General Description**


The DS64EV400 programmable quad equalizer provides compensation for transmission medium losses and reduces the medium-induced deterministic jitter for four NRZ data channels. The DS64EV400 is optimized for operation up to 10 Gbps for both cables and FR4 traces. Each equalizer channel has eight levels of input equalization that can be programmed by three control pins, or individually through a Serial Management Bus (SMBus) interface.

The equalizer supports both AC and DC-coupled data paths for long run length data patterns such as PRBS-31, and balanced codes such as 8b/10b. The device uses differential current-mode logic (CML) inputs and outputs. The DS64EV400 is available in a 7 mm x 7 mm 48-pin leadless LLP package. Power is supplied from either a 2.5V or 3.3V supply.

#### **Features**

- Equalizes up to 24 dB loss at 10 Gbps
- Equalizes up to 22 dB loss at 6.4 Gbps
- 8 levels of programmable equalization
- Settable through control pins or SMBus interface
- Operates up to 10 Gbps with 30" FR4 traces
- Operates up to 6.4 Gbps with 40" FR4 traces
- 0.175 UI residual deterministic jitter at 6.4 Gbps with 40" FR4 traces
- Single 2.5V or 3.3V power supply
- Signal Detect for individual channels
- Standby mode for individual channels
- Supports AC or DC-Coupling with wide input commonmode
- Low power consumption: 375 mW Typ at 2.5V
- Small 7 mm x 7 mm 48-pin LLP package
- 9 kV HBM ESD Rating
- -40 to 85°C operating temperature range

### **Simplified Application Diagram**




## Pin Descriptions

Pin Name	Pin #	I/O, Type	Description
HIGH SPEED	DIFFERE		·
IN_0+	1	I, CML	Inverting and non-inverting CML differential inputs to the equalizer. An on-chip $100\Omega$
IN_0-	2		terminating resistor is connected between IN_0+ and IN_0 Refer to Figure 6.
IN_1+	4	I, CML	Inverting and non-inverting CML differential inputs to the equalizer. An on-chip $100\Omega$
IN_1-	5		terminating resistor is connected between IN_1+ and IN_1 Refer to Figure 6.
IN_2+	8	I, CML	Inverting and non-inverting CML differential inputs to the equalizer. An on-chip $100\Omega$
IN_2-	9		terminating resistor is connected between IN_2+ and IN_2 Refer to Figure 6.
IN_3+	11	I, CML	Inverting and non-inverting CML differential inputs to the equalizer. An on-chip $100\Omega$
IN_3-	12		terminating resistor is connected between IN_3+ and IN_3 Refer to Figure 6.
OUT_0+	36	O, CML	Inverting and non-inverting CML differential outputs from the equalizer. An on-chip $50\Omega$
OUT_0-	35		terminating resistor connects OUT_0+ to V <sub>DD</sub> and OUT_0- to V <sub>DD</sub> .
OUT_1+	33	O, CML	Inverting and non-inverting CML differential outputs from the equalizer. An on-chip $50\Omega$
OUT_1-	32		terminating resistor connects OUT_1+ to V <sub>DD</sub> and OUT_1- to V <sub>DD</sub> .
OUT_2+	29	O, CML	Inverting and non-inverting CML differential outputs from the equalizer. An on-chip 50Ω
OUT_2-	28	0.01	terminating resistor connects OUT_2+ to V <sub>DD</sub> and OUT_2- to V <sub>DD</sub> .
OUT_3+	26	O, CML	Inverting and non-inverting CML differential outputs from the equalizer. An on-chip 50Ω
OUT_3-	25		terminating resistor connects OUT_3+ to V <sub>DD</sub> and OUT_3- to V <sub>DD</sub> .
EQUALIZATI		ſ	Taga - 200 / 1200 - 1 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 / 1200 /
BST_2 BST_1	37 14	I, LVCMOS	BST_2, BST_1, and BST_0 select the equalizer strength for all EQ channels. BST_2 is
BST_0	23		internally pulled high. BST_1 and BST_0 are internally pulled low.
DEVICE CON			<u> </u>
EN0	44	I, LVCMOS	Enable Equalizer Channel 0 input. When held High, normal operation is selected. When held
		,	Low, standby mode is selected. EN is internally pulled High.
EN1	42	I, LVCMOS	Enable Equalizer Channel 1 input. When held High, normal operation is selected. When held
			Low, standby mode is selected. EN is internally pulled High.
EN2	40	I, LVCMOS	Enable Equalizer Channel 2 input. When held High, normal operation is selected. When held
			Low, standby mode is selected. EN is internally pulled High.
EN3	38	I, LVCMOS	Enable Equalizer Channel 3 input. When held High, normal operation is selected. When held
	04	1.1707400	Low, standby mode is selected. EN is internally pulled High.
FEB	21	I, LVCMOS	Force External Boost. When held high, the equalizer boost setting is controlled by BST_[2:0] pins. When held low, the equalizer boost setting is controlled by SMBus (see Table 1) register
			bits. FEB is internally pulled High.
SD0	45	O, LVCMOS	Equalizer Ch0 Signal Detect Output. Produces a High when signal is detected.
SD1	43	O, LVCMOS	Equalizer Ch1 Signal Detect Output. Produces a High when signal is detected.
SD2	41	O, LVCMOS	Equalizer Ch2 Signal Detect Output. Produces a High when signal is detected.
SD3	39	O, LVCMOS	Equalizer Ch3 Signal Detect Output. Produces a High when signal is detected.
POWER		•	
$V_{DD}$	3, 6, 7,	Power	$V_{DD}$ = 2.5V ± 5% or 3.3V ± 10%. $V_{DD}$ pins should be tied to $V_{DD}$ plane through low inductance
	10, 13,		path. A 0.01µF bypass capacitor should be connected between each V <sub>DD</sub> pin to GND planes.
	15, 46		
GND	22, 24,	Power	Ground reference. GND should be tied to a solid ground plane through a low impedance
	27, 30,		path.
DAP	31, 34	Power	Ground reference. The expected had at the center of the neckage must be segmented to
DAL	PAD	Power	Ground reference. The exposed pad at the center of the package must be connected to ground plane of the board.
	<u> </u>	I.	10. carre brance at any agenta.

Pin Name	Pin #	I/O, Type	Description						
SERIAL MANAGEMENT BUS (SMBus) INTERFACE CONTROL PINS									
SDA	18	I/O, LVCMOS	Data input/output (bi-directional). Internally pulled high.						
SDC	17	I, LVCMOS	Clock input. Internally pulled high.						
CS	16	I, LVCMOS	Chip select. When pulled high, access to the equalizer SMBus registers are enabled. When pulled low, access to the equalizer SMBus registers are disabled. Please refer to "SMBus configuration Registers" section for detail information.						
Other									
Reserv	19, 20		Reserved. Do not connect.						
	47,48								

Note: I = Input O = Output

## **Connection Diagram**



## **Ordering Information**

NSID	Package Type, Qty Size	Package ID
DS64EV400SQ	48-pin LLP (7 mm x 7 mm x 0.8 mm, 0.5 mm pitch, reel of 250	SQA48D
DS64EV400SQX	48-pin LLP (7 mm x 7 mm x 0.8 mm, 0.5 mm pitch, reel of 2500	SQA48D

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V<sub>DD</sub>) -0.5V to +4.0V **CMOS Input Voltage** -0.5V + 4.0V**CMOS Output Voltage** -0.5V to 4.0V CML Input/Output Voltage -0.5V to 4.0V

Junction Temperature +150°C Storage Temperature -65°C to +150°C Lead Temperature (Soldering, 4 +260°C Seconds)

**ESD Rating** 

> 9 kV HBM, 1.5 k $\Omega$ , 100 pF **CML** Inputs > 250V Thermal Resistance  $\boldsymbol{\theta}_{JA},$  No Airflow

30°C/W

## **Recommended Operating Conditions**

	Min	Тур	Max	Units
Supply Voltage (note 9)				
V <sub>DD2.5</sub> to GND	2.375	2.5	2.625	V
V <sub>DD3.3</sub> to GND	3.0	3.3	3.6	V
Amhient Temperature	_40	25	+85	°C

### **Electrical Characteristics**

Over recommended operating supply and temperature ranges with default register settings unless other specified.

Symbol	Parameter	Conditions	Min	Typ (note 2)	Max	Units
POWER	•					•
Р	Power Supply Consumption	Device Output Enabled (EN [0-3] = High), V <sub>DD3.3</sub>		490	700	mW
		Device Output Disable (EN [0-3] = Low), V <sub>DD3.3</sub>			100	mW
Р	Power Supply Consumption	Device Output Enabled (EN [0-3] = High), V <sub>DD2.5</sub>		360	490	mW
		Device Output Disable (EN [0–3] = Low), V <sub>DD2.5</sub>		30		
N	Supply Noise Tolerance (Note 4)	50 Hz — 100 Hz		100		mV <sub>P-P</sub>
		100 Hz — 10 MHz		40		mV <sub>P-P</sub>
		10 MHz — 1.6 GHz		10		mV <sub>P-P</sub>
LVCMOS DC	SPECIFICATIONS					
V <sub>IH</sub>	High Level Input Voltage	V <sub>DD3.3</sub>	2.0		V <sub>DD3.3</sub>	V
		V <sub>DD2.5</sub>	1.6		V <sub>DD2.5</sub>	V
V <sub>IL</sub>	Low Level Input Voltage		-0.3		0.8	V
V <sub>OH</sub>	High Level Output Voltage	$I_{OH} = -3mA$ , $V_{DD3.3}$	2.4			V
		$I_{OH} = -3mA$ , $V_{DD2.5}$	2.0			
V <sub>OL</sub>	Low Level Output Voltage	I <sub>OL</sub> = 3mA			0.4	V
I <sub>IN</sub>	Input Leakage Current	$V_{IN} = V_{DD}$			+15	μΑ
		V <sub>IN</sub> = GND	-15			μA
I <sub>IN-P</sub>	Input Leakage Current with Internal Pull-Down/Up Resistors	$V_{IN} = V_{DD}$ , with internal pull-down resistors			+120	μA
		V <sub>IN</sub> = GND, with internal pull-up resistors	-20			μA
SIGNAL DET	ECT	· · · · · · · · · · · · · · · · · · ·				
SDH	Signal Detect ON Threshold Level	Default input signal level to assert SD pin, 6.4 Gbps		70		mV <sub>p-p</sub>
SDI	Signal Detect OFF Threshold Level	Default input signal level to de- assert SD, 6.4 Gbps		40		mV <sub>p-p</sub>

	sheet4U.com Parameter	Conditions	Min	Typ (note 2)	Max	Units
CML REC	EIVER INPUTS (IN_n+, IN_n-)					
V <sub>TX</sub>	Source Transmit Launch Signal Level (IN diff)	AC-Coupled or DC-Coupled Requirement, Differential measurement at point A. Figure 1	400		1600	mV <sub>P-P</sub>
V <sub>INTRE</sub>	Input Threshold Voltage	Differential measurement at point B. Figure 1		120		mV <sub>P-P</sub>
V <sub>DDTX</sub>	Supply Voltage of Transmitter to EQ	DC-Coupled Requirement (Note 10)	1.6		V <sub>DD</sub>	٧
V <sub>ICMDC</sub>	Input Common Mode Voltage	DC-Coupled Requirement, Differential measurement at point A. Figure 1, (Note 7)	V <sub>DDTX</sub> – 0.8		V <sub>DDTX</sub> – 0.2	V
R <sub>LI</sub>	Differential Input Return Loss	100 MHz – 3.2 GHz, with fixture's effect de-embedded		10		dB
R <sub>IN</sub>	Input Resistance	Differential across IN+ and IN-, Figure 6.	85	100	115	Ω
CML OUT	PUTS (OUT_n+, OUT_n-)					
V <sub>OD</sub>	Output Differential Voltage Level (OUT diff)	Differential measurement with OUT+ and OUT- terminated by $50\Omega$ to GND, AC-Coupled Figure 2	500	620	725	mV <sub>P-P</sub>
V <sub>OCM</sub>	Output Common Mode Voltage	Single-ended measurement DC-Coupled with $50\Omega$ terminations (Note 7)	V <sub>DD</sub> - 0.2		V <sub>DD</sub> - 0.1	V
t <sub>R</sub> , t <sub>F</sub>	Transition Time	20% to 80% of differential output voltage, measured within 1" from output pins. Figure 2, (Note 7)	20		60	ps
R <sub>o</sub>	Output Resistance	Single ended to V <sub>DD</sub>	42	50	58	Ω
R <sub>LO</sub>	Differential Output Return Loss	100 MHz – 1.6 GHz, with fixture's effect de-embedded. IN+ = static high.		10		dB
t <sub>PLHD</sub>	Differential Low to High Propagation Delay	Propagation delay measurement at 50% VO between input to		240		ps
t <sub>PHLD</sub>	Differential High to Low Propagation Delay	output, 100 Mbps. Figure 3, (Note 7)		240		ps
t <sub>ccsk</sub>	Inter Pair Channel to Channel Skew	Difference in 50% crossing between channels		7		ps
t <sub>PPSK</sub>	Part to Part Output Skew	Difference in 50% crossing between outputs		20		ps
EQUALIZA					1	
DJ1	Residual Deterministic Jitter at 10 Gbps	30" of 6 mil microstrip FR4, EQ Setting 0x06, PRBS-7 (2 <sup>7</sup> -1) pattern. (Note 6)		0.20		UI <sub>P-P</sub>
DJ2	Residual Deterministic Jitter at 6.4 Gbps	40" of 6 mil microstrip FR4, EQ Setting 0x06, PRBS-7 (2 <sup>7</sup> -1) pattern. (Note 5, 6)		0.17	0.26	UI <sub>P-P</sub>
DJ3	Residual Deterministic Jitter at 5 Gbps	40" of 6 mil microstrip FR4, EQ Setting 0x07, PRBS-7 (2 <sup>7</sup> -1) pattern. (Note 5, 6)		0.12	0.20	UI <sub>P-P</sub>
DJ4	Residual Deterministic Jitter at 2.5 Gbps	40" of 6 mil microstrip FR4, EQ Setting 0x07, PRBS-7 (2 <sup>7</sup> -1) pattern. (Note 5, 6)		0.1	0.16	UI <sub>P-P</sub>
RJ	Random Jitter	(Note 7, 8)		0.5		psrms

aSh <b>Symbol</b> m	Parameter	Conditions	Min	Typ (note 2)	Max	Units
SIGNAL DET	ECT and ENABLE TIMING					
t <sub>ZISD</sub>	Input OFF to ON detect — SD Output High Response Time	Response time measurement at $V_{IN}$ to SD output, $V_{IN} = 800 \text{ mV}_{P-P}$ ,		35		ns
t <sub>IZSD</sub>	Input ON to OFF detect — SD Output Low Response Time	100 Mbps, 40" of 6 mil microstrip FR4 (Figure 1, 4), (Note 7)		400		ns
t <sub>OZOED</sub>	EN High to Output ON Response Time	Response time measurement at EN input to $V_O$ , $V_{IN} = 800 \text{ mV}_{P-P}$ ,		150		ns
t <sub>ZOED</sub>	EN Low to Output OFF Response Time	100 Mbps, 40" of 6 mil microstrip FR4 (Figure 1, 5), (Note 7)		5		ns

Note 1: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. Absolute Maximum Numbers are guaranteed for a junction temperature range of -40°C to +125°C. Models are validated to Maximum Operating Voltages only.

Note 2: Typical values represent most likely parametric norms at  $V_{DD} = 3.3V$  or 2.5V,  $T_A = 25^{\circ}C$ ., and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

**Note 3:** The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 4: Allowed supply noise (mV $_{\text{P-P}}$  sine wave) under typical conditions.

Note 5: Specification is guaranteed by characterization at optimal boost setting and is not tested in production.

Note 6: Deterministic jitter is measured at the differential outputs (point C of Figure 1), minus the deterministic jitter before the test channel (point A of Figure 1). Random jitter is removed through the use of averaging or similar means.

Note 7: Measured with clock-like {11111 00000} pattern.

**Note 8:** Random jitter contributed by the equalizer is defined as sqrt  $(J_{OUT}^2 - J_{IN}^2)$ .  $J_{OUT}$  is the random jitter at equalizer outputs in ps-rms, see point C of Figure 1;  $J_{IN}$  is the random jitter at the input of the equalizer in ps-rms, see point B of Figure 1.

Note 9: The  $V_{DD2.5}$  is  $V_{DD}$  = 2.5V ± 5% and  $V_{DD3.3}$  is  $V_{DD}$  = 3.3V ± 10%.

## wElectrical Characteristics — Serial Management Bus Interface

Over recommended operating supply and temperature ranges unless other specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
SERIAL BUS	INTERFACE DC SPECIFICATIONS	3				
$\overline{V_{IL}}$	Data, Clock Input Low Voltage				0.8	V
V <sub>IH</sub>	Data, Clock Input High Voltage		2.1		V <sub>DD</sub>	V
I <sub>PULLUP</sub>	Current Through Pull-Up Resistor or Current Source	High Power Specification	4			mA
$\overline{V_{DD}}$	Nominal Bus Voltage		2.375		3.6	V
I <sub>LEAK-Bus</sub>	Input Leakage Per Bus Segment	(Note 10)	-200		+200	μΑ
I <sub>LEAK-Pin</sub>	Input Leakage Per Device Pin			-15		μΑ
Cı	Capacitance for SDA and SDC	(Note 10, 11)			10	pF
R <sub>TERM</sub>	External Termination Resistance pull to V <sub>DD</sub> = 2.5V ± 5% OR 3.3V ±	V <sub>DD3.3</sub> , (Note 10, 11, 12)		2000		Ω
	10%	V <sub>DD2.5</sub> , (Note 10, 11, 12)		1000		Ω
SERIAL BUS	INTERFACE TIMING SPECIFICAT	ONS (Figure 7)	•		•	•
FSMB	Bus Operating Frequency	(Note 13)	10		100	kHz
TBUF	Bus Free Time Between Stop and Start Condition		4.7			μs
THD:STA	Hold time after (Repeated) Start Condition. After this period, the first clock is generated.	At I <sub>PULLUP</sub> , Max	4.0			μs
TSU:STA	Repeated Start Condition Setup Time		4.7			μs
TSU:STO	Stop Condition Setup Time		4.0			μs
THD:DAT	Data Hold Time		300			ns
TSU:DAT	Data Setup Time		250			ns
T <sub>TIMEOUT</sub>	Detect Clock Low Timeout	(Note 13)	25		35	ms
T <sub>LOW</sub>	Clock Low Period		4.7			μs
T <sub>HIGH</sub>	Clock High Period	(Note 13)	4.0		50	μs
T <sub>LOW</sub> :SEXT	Cumulative Clock Low Extend Time (Slave Device)	(Note 13)			2	ms
t <sub>F</sub>	Clock/Data Fall Time	(Note 13)			300	ns
t <sub>R</sub>	Clock/Data Rise Time	(Note 13)			1000	ns
t <sub>POR</sub>	Time in which a device must be operational after power-on reset	(Note 13)			500	ms

Note 10: Recommended value. Parameter not tested in production.

Note 11: Recommended maximum capacitance load per bus segment is 400pF.

Note 12: Maximum termination voltage should be identical to the device supply voltage.

Note 13: Compliant to SMBus 2.0 physical layer specification. See System Management Bus (SMBus) Specification Version 2.0, section 3.1.1 SMBus common AC specifications for details.

# System Management Bus (SMBus) and Configuration Registers

The System Management Bus interface is compatible to SM-Bus 2.0 physical layer specification. The use of the Chip Select signal is **required**. Holding the CS pin High enables the SMBus port allowing access to the configuration registers. Holding the CS pin Low disables the device's SMBus allowing communication from the host to other slave devices on the bus. In the STANDBY state, the System Management Bus remains active. When communication to other devices on the SMBus is active, the CS signal for the DS32EV400s must be driven Low.

The address byte for all DS64EV400s is AC'h. Based on the SMBus 2.0 specification, the DS64EV400 has a 7-bit slave address of 1010110'b. The LSB is set to 0'b (for a WRITE), thus the 8-bit value is 1010 1100'b or AC'h.

The SDC and SDA pins are 3.3V LVCMOS signaling and include high-Z internal pull up resistors. External low impedance pull up resistors maybe required depending upon SMBus loading and speed. Note, these pins are not 5V tolerant

#### Transfer of Data via the SMBus

During normal operation the data on SDA must be stable during the time when SDC is High.

There are three unique states for the SMBus:

**START:** A High-to-Low transition on SDA while SDC is High indicates a message START condition.

**STOP:** A Low-to-High transition on SDA while SDC is High indicates a message STOP condition.

**IDLE:** If SDC and SDA are both High for a time exceeding  $t_{\text{BUF}}$  from the last detected STOP condition or if they are High for a total exceeding the maximum specification for  $t_{\text{HIGH}}$  then the bus will transfer to the IDLE state.

#### **SMBus Transactions**

The device supports WRITE and READ transactions. See Register Description table for register address, type (Read/Write, Read Only), default value and function information.

#### Writing a Register

To write a register, the following protocol is used (see SMBus 2.0 specification).

- The Host (Master) selects the device by driving its SMBus Chip Select (CS) signal High.
- The Host drives a START condition, the 7-bit SMBus address, and a "0" indicating a WRITE.
- 3. The Device (Slave) drives the ACK bit ("0").
- 4. The Host drives the 8-bit Register Address.
- 5. The Device drives an ACK bit ("0").
- 6. The Host drive the 8-bit data byte.
- 7. The Device drives an ACK bit ("0").
- 8. The Host drives a STOP condition.
- The Host de-selects the device by driving its SMBus CS signal Low.

The WRITE transaction is completed, the bus goes IDLE and communication with other SMBus devices may now occur.

#### Reading a Register

To read a register, the following protocol is used (see SMBus 2.0 specification).

- The Host (Master) selects the device by driving its SMBus Chip Select (CS) signal High.
- The Host drives a START condition, the 7-bit SMBus address, and a "0" indicating a WRITE.
- 3. The Device (Slave) drives the ACK bit ("0").
- 4. The Host drives the 8-bit Register Address.
- 5. The Device drives an ACK bit ("0").
- 6. The Host drives a START condition.
- 7. The Host drives the 7-bit SMBus Address, and a "1" indicating a READ.
- 8. The Device drives an ACK bit "0".
- 9. The Device drives the 8-bit data value (register contents).
- The Host drives a NACK bit "1" indicating end of the READ transfer.
- 11. The Host drives a STOP condition.
- The Host de-selects the device by driving its SMBus CS signal Low.

The READ transaction is completed, the bus goes IDLE and communication with other SMBus devices may now occur.

Please see Table 1 for more information.

**TABLE 1. SMBus Register Address** 

Name	Address	Default	Туре	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Status	0x00	0x00	RO	ID Revision	•	•	•	SD3	SD2	SD1	SD0
Status	0x01	0x00	RO	EN1	Boost 1			EN0	Boost 0		,
Status	0x02	0x00	RO	EN3	Boost 3			EN2	Boost 2		
Enable/	0x03	0x44	RW	EN1 Output	Boost Co	ntrol for C	H1	EN0 Output	Boost C	control for	CH0
Boost				0:Enable	000 (Min	Boost)		0:Enable	000 (Mi	n Boost)	
(CH 0, 1)				1:Disable	001			1:Disable	001		
					010				010		
					011				011		
					100 (Def	ault)			100 (De	efault)	
					101				101		
					110	D 1\			110	D 1\	
					111 (Max				<u> </u>	ax Boost)	
Enable/	0x04	0x44	RW	EN3 Output	l		H3	EN2 Output		Control for	CH2
Boost				0:Enable	000 (Min	Boost)		0:Enable	,	n Boost)	
(CH 2, 3)				1:Disable	001 010			1:Disable	001 010		
					011				011		
					100 (Def	ault)			100 (De	afault)	
					100 (BC)	auitj			100 (50	iddit)	
					110				110		
					111 (Max	(Boost)			111 (Ma	ax Boost)	
Signal	0x05	0x00	RW	SD3 ON Thr		SD2 ON	Threshold	SD1 ON Thre	eshold	SD0 ON	Threshold
Detect				Select		Select		Select		Select	
				00: 70 mV ([	Default)	00: 70 m\	/ (Default)	00: 70 mV (E	efault)	00: 70 m	nV (Default)
				01: 55 mV		01: 55 m\	/	01: 55 mV		01: 55 m	
				10: 90 mV		10: 90 m\	/	10: 90 mV		10: 90 m	ıV
				11: 75 mV		11: 75 m\		11: 75 mV		11: 75 m	ıV
Signal	0x06	0x00	RW	SD3 OFF Th	reshold	SD2 OFF	Threshold	SD1 OFF Th	reshold	SD0 OF	F Threshold
Detect				Select		Select		Select		Select	
				00: 40 mV (I	Default)		/ (Default)	00: 40 mV (E	efault)	I	nV (Default)
				01: 30 mV		01: 30 m\		01: 30 mV		01: 30 m	
				10: 55 mV		10: 55 m\		10: 55 mV		10: 55 m	
				11: 45 mV		11: 45 m\	/	11: 45 mV		11: 45 m	
SMBus	0x07	0x00	RW	Reserved							SMBus
Control											Enable
											Control 0: Disable
											1: Enable
Output	0x08	0x78	RW	Reserved				Output Level		Reserve	
Level	3,00	37,0	' ' ' '	i iosoi veu				00: 400 mV <sub>P</sub>		1036176	·u
								00: 400 mV <sub>P</sub> 01: 540 mV <sub>P</sub>	•		
								10: 620 mV <sub>P</sub>			
								(Default)	-۲		
			1	1				11: 760 mV <sub>P</sub>			

Note: RO = Read Only, RW = Read/Write







FIGURE 1. Test Setup Diagram



**FIGURE 2. CML Output Transition Times** 




FIGURE 3. Propagation Delay Timing Diagram




FIGURE 4. Signal Detect (SD) Delay Timing Diagram




FIGURE 5. Enable (EN) Delay Timing Diagram

30032005




FIGURE 6. Simplified Receiver Input Termination Circuit




FIGURE 7. SMBus Timing Parameters

# DS64EV400 Functional Descriptions

The DS64EV400 is a programmable quad equalizer optimized for operation up to 10 Gbps for backplane and cable applications.

#### **DATA CHANNELS**

The DS64EV400 provides four data channels. Each data channel consists of an equalizer stage, a limiting amplifier, a DC offset correction block, and a CML driver as shown in Figure 8.




FIGURE 8. Simplified Block Diagram

#### **EQUALIZER BOOST CONTROL**

Each data channel support eight programmable levels of equalization boost. The state of the FEB pin determines how the boost settings are controlled. If the FEB pin is held High, then the equalizer boost setting is controlled by the Boost Set pins (BST [2:0]) in accordance with Table 2. If this programming method is chosen, then the boost setting selected on the Boost Set pins is applied to all channels. When the FEB pin is held Low, the equalizer boost level is controlled through the SMBus. This programming method is accessed via the appropriate SMBus registers (see Table 1). Using this approach, equalizer boost settings can be programmed for each channel individually. FEB is internally pulled High (default setting): therefore if left unconnected, the boost settings are controlled by the Boost Set pins (BST\_[0:2]). The eight levels of boost settings enables the DS64EV400 to address a wide range of media loss and data rates.

**TABLE 2. EQ Boost Control Table** 

6 mil Microstri p FR4 Trace Length (m)	24 AWG Twin-AX cable length (m)	Channel Loss at 3.2 GHz (dB)	Channel Loss at 5 GHz (dB)	BST_N [2, 1, 0]
0	0	0	0	000
5	2	5	6	001
10	3	7.5	10	010
15	4	10	14	011
20	5	12.5	18	1 0 0 (Default)
25	6	15	21	101
30	7	17	24	110
40	10	22	30	111

#### **DEVICE STATE AND ENABLE CONTROL**

The DS64EV400 has an enable feature on each data channel which provides the ability to control device power consumption. This feature can be controlled either an Enable Pin (EN\_n) with Reg 07 = 00'h (default value), or by the Enable Control Bit register which can be configured through the SM-Bus port (see Table 1 and Table 3 for detail register information), which require setting Reg 07 = 01'h and changing register value of Reg 03, 04. If the Enable is activated using either the external EN\_n pin or SMBUS register, the corresponding data channel is placed in the ACTIVE state and all device blocks function as described. The DS64EV400 can also be placed in STANDBY mode to save power. In the STANDBY mode only the control interface including the SM-Bus port, as well as the signal detection circuit remain active.

**TABLE 3. Controlling Device State** 

Register 07[0]	ENn Pin	CH 0:	Device State
(SMBus)	(CMOS)	Reg. 03 bit 3	
		CH 1:	
		Reg. 03 bit 7	
		CH 2:	
		Reg. 04 bit 3	
		CH 3:	
		Reg. 04 bit 7	
		(EN Control)	
0 : Disable	1	Χ	ACTIVE
0 : Disable	0	X	STANDBY
1 : Enable	Х	0	ACTIVE
1 : Enable	Х	1	STANDBY

#### **SIGNAL DETECT**

The DS64EV400 features a signal detect circuit on each data channel. The status of the signal of each channel can be determined by either reading the Signal Detect bit (SDn) in the SMBus registers (see Table 1) or by the state of each SDn

pin. An output logic high indicates the presence of a signal withat has exceeded the ON threshold value (called SD\_ON). An output logic Low means that the input signal has fallen below the OFF threshold value (called SD\_OFF). These values are programmed via the SMBus (Table 1). If not programmed via the SMBus, the thresholds take on the default values as shown in Table 4. The Signal Detect threshold values can be changed through the SMBus. All threshold values specified are DC peak-to-peak differential signals (positive signal minus negative signal) at the input of the device.

**TABLE 4. Signal Detect Threshold Values** 

Channel 0:	Channel 0:	SD_OFF	SD_ON
Bit 1	Bit 0	Threshold	Threshold
Channel 1:	Channel 1:	Register 06	Register 05
Bit 3	Bit 2	(mV)	(mV)
Channel 2:	Channel 2:		
Bit 5	Bit 4		
Channel 3:	Channel 3:		
Bit 7	Bit 6		
0	0	40 (Default)	70 (Default)
0	1	30	55
1	0	55	90

#### **OUTPUT LEVEL CONTROL**

The output amplitude of the CML drivers for each channel can be controlled via the SMBus (see Table 1). The default output level is 620  $\rm mV_{\rm p-p}.$  The following Table presents the output level values supported:

**TABLE 5. Output Level Control Settings** 

All Channels : Bit 3	All Channels : Bit 2	Output Level Register 08 (mV <sub>P-P</sub> )
0	0	400
0	1	540
1	0	620 (Default)
1	1	760

#### **AUTOMATIC ENABLE FEATURE**

It may be desirable to place unused channels in power-saving Standby mode. This can be accomplished by connecting the Signal detect (SDn) pin to the Enable (ENn) pin for each channel (See Figure 9). In order for this option to function properly, the register value for Reg. 07 should be 00'h (default value). If an input signal swing applied to a data channel is above the voltage level threshold as shown in Table 4, then the SDn output pin is asserted High. If the SDn pin is connected to the ENn pin, this will enable the equalizer, limiting amplifier, and output buffer on the data channels; thus the DS64EV400 will automatically enter the ACTIVE state. If the input signal swing falls below the SD\_OFF threshold level, then the SDn output will be asserted Low, causing the channel to be placed in the STANDBY state.

# DS64EV400 Applications Information




FIGURE 9. Automatic Enable Configuration

#### **UNUSED EQUALIZER CHANNELS**

It is recommended to put all unused channels into standby mode.

#### **GENERAL RECOMMENDATIONS**

The DS64EV400 is a high performance circuit capable of delivering excellent performance. Careful attention must be paid to the details associated with high-speed design as well as providing a clean power supply. Refer to the LVDS Owner's Manual for more detailed information on high speed design tips to address signal integrity design issues.

## PCB LAYOUT CONSIDERATIONS FOR DIFFERENTIAL PAIRS

The CML inputs and outputs must have a controlled differential impedance of  $100\Omega$ . It is preferable to route CML lines exclusively on one layer of the board, particularly for the input traces. The use of vias should be avoided if possible. If vias must be used, they should be used sparingly and must be placed symmetrically for each side of a given differential pair. Route the CML signals away from other signals and noise sources on the printed circuit board. See AN-1187 for additional information on LLP packages.

#### **POWER SUPPLY BYPASSING**

Two approaches are recommended to ensure that the DS64EV400 is provided with an adequate power supply.

First, the supply ( $V_{DD}$ ) and ground (GND) pins should be connected to power planes routed on adjacent layers of the printed circuit board. The layer thickness of the dielectric should be minimized so that the  $V_{DD}$  and GND planes create a low inductance supply with distributed capacitance. Second, careful attention to supply bypassing through the proper use of bypass capacitors is required. A  $0.01\mu F$  bypass capacitor should be connected to each  $V_{DD}$  pin such that the capacitor is placed as close as possible to the DS64EV400. Smaller body size capacitors can help facilitate proper component placement. Additionally, three capacitors with capacitance in the range of  $2.2~\mu F$  to  $10~\mu F$  should be incorporated in the power supply bypassing design as well. These capacitors can be either tantalum or an ultra-low ESR ceramic and should be placed as close as possible to the DS64EV400.

#### **DC COUPLING**

The DS64EV400 supports both AC coupling with external ac coupling capacitor, and DC coupling to its upstream driver, or downstream receiver. With DC coupling, users must ensure the input signal common mode is within the range of the electrical specification  $\rm V_{ICMDC}$  and the device output is terminated with 50  $\Omega$  to  $\rm V_{DD}$ .

## Typical Performance Eye Diagrams and Curves




Figure 8. Equalized Signal (40 In FR4, 2.5Gbps, PRBS7, 0x07 Setting)




Figure 9. Equalized Signal (40 In FR4, 5Gbps, PRBS7, 0x07 Setting)




Figure 10. Equalized Signal (40 In FR4, 6.4 Gbps, PRBS7, 0x06 Setting)




Figure 11. Equalized Signal (40 In FR4, 6.4 Gbps, PRBS31, 0x06 Setting)




Figure 12. Equalized Signal (30 In FR4, 10 Gbps, PRBS7, 0x06 Setting)




Figure 13. Equalized Signal (10m 24 AWG Twin-Ax Cable, 6.4 Gbps, PRBS7, 0x07 Setting)





Figure 14. Equalized Signal (32 In Tyco XAUI Backplane, 6.25 Gbps, PRBS7, 0x06 Setting)









Figure 16. DJ vs EQ Setting (6.4 Gbps)

## Physical Dimensions inches (millimeters) unless otherwise noted



48-pin LLP Package (7 mm x 7 mm x 0.8 mm, 0.5 mm pitch)
Order Number DS64EV400SQ
Package Number SQA48D

Sheet4U.com

### **Notes**

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench
Audio	www.national.com/audio	Analog University	www.national.com/AU
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns
Power Management	www.national.com/power	Feedback	www.national.com/feedback
Switching Regulators	www.national.com/switchers		
LDOs	www.national.com/ldo		
LED Lighting	www.national.com/led		
PowerWise	www.national.com/powerwise		
Serial Digital Interface (SDI)	www.national.com/sdi		
Temperature Sensors	www.national.com/tempsensors		
Wireless (PLL/VCO)	www.national.com/wireless		

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: new.feedback@nsc.com

Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com