

DS90CF384A/DS90CF364A +3.3V LVDS Receiver 24-Bit Flat Panel Display (FPD) Link—65 MHz, +3.3V LVDS Receiver 18-Bit Flat Panel Display (FPD) Link—65 MHz

General Description

The DS90CF384A receiver converts the four LVDS data streams (Up to 1.8 Gbps throughput or 227 Megabytes/sec bandwidth) back into parallel 28 bits of CMOS/TTL data (24 bits of RGB and 4 bits of Hsync, Vsync, DE and CNTL). Also available is the DS90CF364A that converts the three LVDS data streams (Up to 1.3 Gbps throughput or 170 Megabytes/ sec bandwidth) back into parallel 21 bits of CMOS/TTL data (18 bits of RGB and 3 bits of Hsync, Vsync and DE). Both Receivers' outputs are Falling edge strobe. A Rising edge or Falling edge strobe transmitter (DS90C383A/DS90C363A) will interoperate with a Falling edge strobe Receiver without any translation logic.


The DS90CF384A / DS90CF364A devices are enhanced over prior generation receivers and provided a wider data valid time on the receiver output.

The DS90CF384A is also offered in a 64 ball, 0.8mm fine pitch ball grid array (FBGA) package which provides a 44 % reduction in PCB footprint compared to the 56L TSSOP package.

This chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.

Features

- 20 to 65 MHz shift clock support
- 50% duty cycle on receiver output clock
- Best-in-Class Set & Hold Times on RxOUTPUTs
- Rx power consumption <142 mW (typ) @65MHz Grayscale
- Rx Power-down mode <200µW (max)</p>
- ESD rating >7 kV (HBM), >700V (EIAJ)
- Supports VGA, SVGA, XGA and Dual Pixel SXGA.
- PLL requires no external components
- Compatible with TIA/EIA-644 LVDS standard
- Low profile 56-lead or 48-lead TSSOP package
- DS90CF384A is also available in a 64 ball, 0.8mm fine pitch ball grid array (FBGA) package



TRI-STATE® is a registered trademark of National Semiconductor Corporation.

February 2006

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V_{CC})	-0.3V to +4V
CMOS/TTL Input Voltage	-0.3V to (V _{CC} + 0.3V)
CMOS/TTL Output Voltage	-0.3V to (V _{CC} + 0.3V)
LVDS Receiver Input Voltage	-0.3V to (V _{CC} + 0.3V)
Junction Temperature	+150°C
Storage Temperature	−65°C to +150°C
Lead Temperature	
(Soldering, 4 sec)	+260°C
Solder Reflow Temperature	
(20 sec for FBGA)	+220°C
Maximum Package Power	
Dissipation Capacity @ 25°C	
MTD56 (TSSOP) Package:	
DS90CF384A	1.61 W
MTD48 (TSSOP) Package:	
DS90CF364A	1.89 W

SLC (FBGA) Package:	
DS90CF384A	2.0 W
Package Derating:	
DS90CF384AMTD	12.4 mW/°C above +25°C
DS90CF364AMTD	15 mW/°C above +25°C
DS90CF384ASLC	10.2 mW/°C above +25°C
ESD Rating	
(HBM, 1.5 kΩ, 100 pF)	> 7 kV
(EIAJ, 0Ω, 200 pF)	> 700V

Recommended Operating Conditions

	Min	Nom	Мах	Units	
Supply Voltage (V _{CC})	3.0	3.3	3.6	V	
Operating Free Air					
Temperature (T _A)	-10	+25	+70	°C	
Receiver Input Range	0		2.4	V	
Supply Noise Voltage (V_{CC})			100	$\mathrm{mV}_{\mathrm{PP}}$	

Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions			Тур	Max	Unite
CMOS/T	TL DC SPECIFICATIONS (For Power	Down Pin)		-	· · · ·		
V _{IH}	High Level Input Voltage			2.0		V _{CC}	V
V _{IL}	Low Level Input Voltage			GND		0.8	V
V _{CL}	Input Clamp Voltage	I _{CL} = -18 mA			-0.79	-1.5	V
I _{IN}	Input Current	V _{IN} = 0.4V, 2.5V or V _{CC}	;		+1.8	+10	μA
	V _{IN} = GND			-10	0		μA
CMOS/T	TL DC SPECIFICATIONS						
V _{OH}	High Level Output Voltage	I _{OH} = -0.4 mA		2.7	3.3		V
V _{OL}	Low Level Output Voltage	I _{OL} = 2 mA			0.06	0.3	V
I _{OS} Output Short Circuit Current V _{OUT} = 0V			-60	-120	mA		
LVDS RE	ECEIVER DC SPECIFICATIONS						
V _{TH}	Differential Input High Threshold	V _{CM} = +1.2V				+100	mV
V _{TL}	Differential Input Low Threshold			-100			mV
I _{IN}	Input Current	$V_{IN} = +2.4V, V_{CC} = 3.6V$	/			±10	μA
		$V_{IN} = 0V, V_{CC} = 3.6V$				±10	μA
RECEIVE	ER SUPPLY CURRENT						
ICCRW	Receiver Supply Current	C _L = 8 pF,	f = 32.5 MHz		49	65	mA
	Worst Case	Worst Case Pattern,	f = 37.5 MHz		53	70	mA
		DS90CF384A (Figures 1, 4)	f = 65 MHz		81	105	mA
ICCRW	Receiver Supply Current	C _L = 8 pF,	f = 32.5 MHz		49	55	mA
	Worst Case	Worst Case Pattern,	f = 37.5 MHz		53	60	mA
		DS90CF364A (Figures 1, 4)	f = 65 MHz		78	90	mA
ICCRG	Receiver Supply Current,	C _L = 8 pF,	f = 32.5 MHz		28	45	mA
	16 Grayscale	16 Grayscale Pattern,	f = 37.5 MHz		30	47	mA
		(Figures 2, 3, 4)	f = 65 MHz		43	60	mA

Electrical Characteristics (Continued)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter Conditions		Min	Тур	Max	Units
RECEIVE	R SUPPLY CURRENT					
ICCRZ	Receiver Supply Current	Power Down = Low		10	55	μA
	Power Down	Receiver Outputs Stay Low during				
		Power Down Mode				

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Typical values are given for V_{CC} = 3.3V and T_{A} = +25C.

Note 3: Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground unless otherwise specified (except V_{OD} and ΔV_{OD}).

Receiver Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Min	Тур	Max	Units	
CLHT	CMOS/TTL Low-to-High Transition Time (Figure 4)		2	5	ns	
CHLT	CMOS/TTL High-to-Low Transition Time (Figure 4)		1.8	5	ns	
RSPos0	Receiver Input Strobe Position for Bit 0 (<i>Figure 11</i> , <i>Figure 12</i>)	f = 65 MHz	0.7	1.1	1.4	ns
RSPos1	Receiver Input Strobe Position for Bit 1		2.9	3.3	3.6	ns
RSPos2	Receiver Input Strobe Position for Bit 2		5.1	5.5	5.8	ns
RSPos3	Receiver Input Strobe Position for Bit 3		7.3	7.7	8.0	ns
RSPos4	Receiver Input Strobe Position for Bit 4		9.5	9.9	10.2	ns
RSPos5	Receiver Input Strobe Position for Bit 5		11.7	12.1	12.4	ns
RSPos6	Receiver Input Strobe Position for Bit 6		13.9	14.3	14.6	ns
RSKM	RxIN Skew Margin (Note 4) (Figure 13)	f = 65 MHz	400			ps
RCOP	RxCLK OUT Period (Figure 5)		15	Т	50	ns
RCOH	RxCLK OUT High Time (Figure 5)	f = 65 MHz	5.0	7.6	9.0	ns
RCOL	RxCLK OUT Low Time (Figure 5)		5.0	6.3	9.0	ns
RSRC	RxOUT Setup to RxCLK OUT (Figure 5)		4.5	7.3		ns
RHRC	RxOUT Hold to RxCLK OUT (Figure 5)		4.0	6.3		ns
RCCD	RxCLK IN to RxCLK OUT Delay @ 25°C, V _{CC} = 3.3V	(Figure 6)	3.5	5.0	7.5	ns
RPLLS	Receiver Phase Lock Loop Set (Figure 7)				10	ms
RPDD	Receiver Power Down Delay (Figure 10)				1	μs

Note 4: Receiver Skew Margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account the DS90C383A transmitter pulse positions (min and max) and the receiver input setup and hold time (internal data sampling window - RSPos). The RSKM will change when different transmitters are used. This margin allows for LVDS interconnect skew, inter-symbol interference (both dependent on type/length of cable), and clock jitter (less than 250 ps).

DS90CF384A/DS90CF364A




FIGURE 2. "16 Grayscale" Test Pattern (DS90CF384A)(Notes 5, 6, 7, 8)






FIGURE 5. DS90CF384A/DS90CF364A (Receiver) Setup/Hold and High/Low Times











FIGURE 10. DS90CF384A/DS90CF364A (Receiver) Power Down Delay

DS90CF384A/DS90CF364A

DS90CF384A/DS90CF364A







FIGURE 12. DS90CF364A (Receiver) LVDS Input Strobe Position

AC Timing Diagrams (Continued)



C—Setup and Hold Time (Internal data sampling window) defined by Rspos (receiver input strobe position) min and max Tppos—Transmitter output pulse position (min and max)

RSKM = Cable Skew (type, length) + Source Clock Jitter (cycle to cycle) (Note 9) + ISI (Inter-symbol interference) (Note 10)

Cable Skew-typically 10 ps-40 ps per foot, media dependent

Note 9: Cycle-to-cycle jitter is less than 250 ps at 65 MHz.

Note 10: ISI is dependent on interconnect length; may be zero.

FIGURE 13. Receiver LVDS Input Skew Margin

DS90CF384A Pin Descriptions — 56L TSSOP Package — 24-Bit FPD Link Receiver

Pin Name	I/O	No.	Description			
RxIN+	1	4	Positive LVDS differential data inputs.			
RxIN-	1	4	Negative LVDS differential data inputs.			
RxOUT	0	28	TTL level data outputs. This includes: 8 Red, 8 Green, 8 Blue, and 3 control			
			lines—FPLINE, FPFRAME, DRDY (also referred to as HSYNC, VSYNC, Data			
			Enable).			
RxCLK IN+	1	1	Positive LVDS differential clock input.			
RxCLK IN-	1	1	Negative LVDS differential clock input.			
RxCLK OUT	0	1	TTL level clock output. The falling edge acts as data strobe.			
PWR DOWN	1	1	TTL level input. When asserted (low input) the receiver outputs are low.			
V _{cc}	1	4	Power supply pins for TTL outputs.			
GND	1	5	Ground pins for TTL outputs.			
PLL V _{CC}	1	1	Power supply for PLL.			
PLL GND	1	2	Ground pin for PLL.			
LVDS V _{CC}	1	1	Power supply pin for LVDS inputs.			
LVDS GND		3	Ground pins for LVDS inputs.			

DS90CF364A Pin Descriptions — 48L TSSOP Package — 18-Bit FPD Link Receiver

Pin Name	I/O	No.	Description
RxIN+	1	3	Positive LVDS differential data inputs.
RxIN-	1	3	Negative LVDS differential data inputs.
RxOUT	0	21	TTL level data outputs. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines-FPLINE,
			FPFRAME, DRDY (also referred to as HSYNC, VSYNC, Data Enable).
RxCLK IN+	1	1	Positive LVDS differential clock input.
RxCLK IN-	1	1	Negative LVDS differential clock input.
RxCLK OUT	0	1	TTL level clock output. The falling edge acts as data strobe.
PWR DOWN	1	1	TTL level input. When asserted (low input) the receiver outputs are low.
V _{cc}	1	4	Power supply pins for TTL outputs.
GND	1	5	Ground pins for TTL outputs.
PLL V _{CC}	1	1	Power supply for PLL.
PLL GND		2	Ground pin for PLL.
LVDS V _{CC}		1	Power supply pin for LVDS inputs.
LVDS GND		3	Ground pins for LVDS inputs.

DS90CF384A Pin Summary — 64 ball FBGA Package — FPD Link Receiver

Pin Name	I/O	No.	Description
RxIN+		4	Positive LVDS differential data inputs.
RxIN-		4	Negative LVDS differential data inputs.
RxOUT	0	28	TTL level data outputs. This includes: 8 Red, 8 Green, 8 Blue, and 4 control lines-FPLINE,
			FPFRAME, DRDY (also referred to as HSYNC, VSYNC, Data Enable).
RxCLK IN+		1	Positive LVDS differential clock input.
RxCLK IN-	1	1	Negative LVDS differential clock input.
RxCLK OUT	0	1	TTL level clock output. The falling edge acts as data strobe. Also known as FPSHIFT OUT
PWR DOWN	1	1	TTL level input. When asserted (low input) the receiver outputs are low.
V _{cc}		4	Power supply pins for TTL outputs.
GND		5	Ground pins for TTL outputs.
PLL V _{CC}		1	Power supply for PLL.
PLL GND		2	Ground pin for PLL.
LVDS V _{CC}		1	Power supply pin for LVDS inputs.
LVDS GND		3	Ground pins for LVDS inputs.
NC		6	Pins not connected.

DS90CF384A Pin Descriptions — 64 ball FBGA Package — FPD Link Receiver

	By Pin		By Pin Type			
Pin	Pin Name	Туре	Pin	Pin Name	Туре	
A1	RxOUT17	0	A4	GND	G	
A2	VCC	Р	B1	GND	G	
A3	RxOUT15	0	B6	GND	G	
A4	GND	G	D8	GND	G	
A5	RxOUT12	0	E3	GND	G	
A6	RxOUT8	0	E5	LVDS GND	G	
A7	RxOUT7	0	G3	LVDS GND	G	
A8	RxOUT6	0	G7	LVDS GND	G	
B1	GND	G	H5	LVDS GND	G	
B2	NC		F6	PLL GND	G	
B3	RxOUT16	0	G8	PLL GND	G	
B4	RxOUT11	0	E6	PWR DWN	I	
B5	VCC	Р	H6	RxCLKIN-	I	
B6	GND	G	H7	RxCLKIN+	I	
B7	RxOUT5	0	H2	RxIN0-	I	
B8	RxOUT3	0	H3	RxIN0+	I	
C1	RxOUT21	0	F4	RxIN1-	I	
C2	NC		G4	RxIN1+	I	
C3	RxOUT18	0	G5	RxIN2-	I	
C4	RxOUT14	0	F5	RxIN2+	I	
C5	RxOUT9	0	G6	RxIN3-	I	
C6	RxOUT4	0	H8	RxIN3+	I	
C7	NC		E7	RxCLKOUT	0	
C8	RxOUT1	0	E8	RxOUT0	0	
D1	VCC	Р	C8	RxOUT1	0	
D2	RxOUT20	0	D5	RxOUT10	0	
D3	RxOUT19	0	B4	RxOUT11	0	

DS90CF384A Pin Descriptions — 64 ball FBGA Package — FPD Link Receiver (Continued)

	By Pin			By Pin Type	
D4	RxOUT13	0	A5	RxOUT12	0
D5	RxOUT10	0	D4	RxOUT13	0
D6	VCC	Р	C4	RxOUT14	0
D7	RxOUT2	0	A3	RxOUT15	0
D8	GND	G	B3	RxOUT16	0
E1	RxOUT22	0	A1	RxOUT17	0
E2	RxOUT24	0	C3	RxOUT18	0
E3	GND	G	D3	RxOUT19	0
E4	LVDS VCC	Р	D7	RxOUT2	0
E5	LVDS GND	G	D2	RxOUT20	0
E6	PWR DWN	I	C1	RxOUT21	0
E7	RxCLKOUT	0	E1	RxOUT22	0
E8	RxOUT0	0	F1	RxOUT23	0
F1	RxOUT23	0	E2	RxOUT24	0
F2	RxOUT26	0	G1	RxOUT25	0
F3	NC		F2	RxOUT26	0
F4	RxIN1-	I	H1	RxOUT27	0
F5	RxIN2+	I	B8	RxOUT3	0
F6	PLL GND	G	C6	RxOUT4	0
F7	PLL VCC	Р	B7	RxOUT5	0
F8	NC		A8	RxOUT6	0
G1	RxOUT25	0	A7	RxOUT7	0
G2	NC		A6	RxOUT8	0
G3	LVDS GND	G	C5	RxOUT9	0
G4	RxIN1+	I	E4	LVDS VCC	Р
G5	RxIN2-	I	H4	LVDS VCC	Р
G6	RxIN3-	I	F7	PLL VCC	Р
G7	LVDS GND	G	A2	VCC	Р
G8	PLL GND	G	B5	VCC	Р
H1	RxOUT27	0	D1	VCC	Р
H2	RxIN0-	Ι	D6	VCC	Р
H3	RxIN0+	I	B2	NC	
H4	LVDS VCC	Р	C2	NC	
H5	LVDS GND	G	C7	NC	
H6	RxCLKIN-	I	F3	NC	
H7	RxCLKIN+	I	F8	NC	
H8	RxIN3+		G2	NC	

DS90CF384A/DS90CF364A

G: Ground

I : Input O: Output

P: Power NC: Not connectted

LVDS V_{CC} LVDS V_{CC} $\frac{14}{15}$ RxIN2- $\frac{16}{17}$ RxCLKIN- -RxCLKIN+ 18

R×CLKIN+ R×IN3-R×IN3+ LVDS GND 22 PLL GND 22 PLL V_{CC} 23 PLL V_{CC} 24

PLL V_{CC} 23 PLL GND 25

GND


PWR DWN · PWR DWN 26 RxCLK OUT 27 RxOUT0 28

Pin Diagram for TSSOP Packages DS90CF384A 1 RxOUT17 -2 56 55 Rx0UT21 RxOUT18 RxOUT22 -RxOUT23 -3 GND -2 4 RxOUT19 - 55 R×OUT21 54 R×OUT20 53 R×OUT19 52 GND 51 R×OUT18 50 R×OUT18 3 5 RxOUT24 -RxOUT20 -4 6 GND N/C -5 7 RxOUT25 · LVDS GND - GND 51 Rx0UT18 8x0UT18 Rx0UT16 49 Rx0UT16 47 Rx0UT16 47 Rx0UT15 46 Rx0UT14 45 Rx0UT13 44 GND 43 Rx0UT13 44 Rx0UT11 41 Rx0UT11 41 Rx0UT10 39 Vcc 38 Rx0UT8 37 Rx0UT7 36 GND 35 Rx0UT6 34 Rx0UT5 6 8 RxOUT26 RxINO--7 RxIN0+ 10 9 RxOUT27 8 LVDS GND -RxIN1-9 $\frac{\text{RXINI} - \frac{11}{12}}{\text{RXIN1} + \frac{11}{12}}$ RxINO--10 RxINO+ $\frac{10}{11}$ RxIN1- $\frac{12}{\text{RxIN1} + \frac{12}{13}}$

35 34 R×0UT5 33 R×0UT4 32 R×0UT4 31 V_{CC} 29 R×0UT2 29 RxOUT1

10087023

DS90CF364A



10087013

