

# DS91D180/DS91C180 Multipoint LVDS (M-LVDS) Line Driver/Receiver

#### **General Description**

The DS91D180 and DS91C180 are high-speed differential M-LVDS single drivers/receivers designed for multipoint applications with multiple drivers or receivers. Multipoint LVDS (M-LVDS) is a new bus interface standard (TIA/EIA-899) based on LVDS but including several enhancements to improve multipoint performance. M-LVDS devices have superior drive capability and can support up to 32 loads. Along with increased drive, M-LVDS devices are required to have a controlled edge rate to minimize reflections and EMI. The 1 nSec minimum edge rate is tolerant of stub lengths up to 2 inches in length. M-LVDS devices also have a very large common mode range for additional noise margin in heavily loaded and noisy backplane environments


The DS91D180/DS91C180 driver input accepts LVTTL/LVCMOS signals and converts them to differential M-LVDS signal levels. The DS91D180/DS91C180 receiver accepts low voltage differential signals (LVDS, B-LVDS, M-LVDS,

LV-PECL) and converts them to 3V LVCMOS signals. The DS91D180 has a M-LVDS type 1 receiver input with no offset. The DS91C180 receiver contains an M-LVDS "type 2" failsafe circuit with an internal 100 mV offset that provides a LOW output for both short and open input conditions.

#### **Features**


- Meets TIA/EIA-899 M-LVDS Standard
- Capable of driving 32 M-LVDS loads
- Controlled edge rates tolerant to stubs
- Wide Common Mode for Increased Noise Immunity
- DS91D180 has type 1 receiver input
- DS91C180 has type 2 Fail-safe support
- Up to 200 Mbps operation
- Industrial temperature range
- Single 3.3 V Supply
- 14L SOIC Package (JEDEC MS-012)

## Typical Application in AdvancedTCA Clock Distribution




20041930

# **Connection Diagram**



Top View
Order Number DS91D180TMA, DS91C180TMA
See NS Package Number M14A

# **Logic Diagram**



### **Ordering Information**

Order Number	Receiver Input	Function	Package Type
DS91D180TMA	type 1	Data (0V threshold receiver)	SOIC/M14A
DS91C180TMA	type 2	Control (offset fail-safe receiver)	SOIC/M14A

# **M-LVDS Receiver Types**

The EIA/TIA-899 M-LVDS standard specifies two different types of receiver input stages. A type 1 receiver has a conventional threshold that is centered at the midpoint of the input amplitude,  $V_{\rm ID}/2$ . A type 2 receiver has a built in offset that is 100mV greater then  $V_{\rm ID}/2$ . The type 2 receiver offset acts as a failsafe circuit where open or short circuits at the input will always result in the output stage being driven to a low logic state.




FIGURE 1. M-LVDS Receiver Input Thresholds

### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage, V<sub>CC</sub> -0.3V to +4VControl Input Voltages -0.3V to  $(V_{CC} + 0.3V)$ Driver Input Voltage -0.3V to  $(V_{CC} + 0.3V)$ **Driver Output Voltages** -1.8V to +4.1V Receiver Input Voltages -1.8V to +4.1VReceiver Output Voltage -0.3V to  $(V_{CC} + 0.3V)$ Maximum Package Power Dissipation at +25°C SOIC Package 1.1 W 8.8 mW/°C above +25°C Derate SOIC Package Thermal Resistance 113.7 °C/W  $\theta_{\mathsf{JA}}$  $\theta_{\mathsf{JC}}$ 36.9 °C/W Maximum Junction Temperature 150°C Storage Temperature Range -65°C to +150°C ESD Ratings:  $(HBM 1.5kΩ, 100pF) \qquad \qquad \geq 5 \text{ kV}$   $(EIAJ 0Ω, 200pF) \qquad \qquad \geq 1000 \text{ V}$   $(CDM 0Ω, 0pF) \qquad \qquad \geq 250 \text{ V}$ 

# Recommended Operating Conditions

	Min	Тур	Max	Units
Supply Voltage, V <sub>CC</sub>	3.0	3.3	3.6	V
Voltage at Any Bus Terminal	-1.4		+3.8	V
(Separate or Common-Mode)				
Differential Input Voltage V <sub>ID</sub>			2.4	V
High Level Input Voltage VIH	2.0		$V_{CC}$	V
Low Level Input Voltage V <sub>IL</sub>	0		0.8	V
Operating Free Air				
Temperature T <sub>A</sub>	-40	+25	+85	°C

#### **Electrical Characteristics**

Lead Temperature

(Soldering, 4 seconds)

Over recommended operating supply and temperature ranges unless otherwise specified. (Notes 2, 3, 4, 8)

260°C

Symbol	Parameter	Conditions		Min	Тур	Max	Units
M-LVDS D	river						
$ V_{YZ} $	Differential output voltage magnitude	$R_L = 50\Omega$ , $C_L = 5pF$		480		650	mV
$\Delta V_{YZ}$	Change in differential output voltage magnitude between logic states	Figure 2 and Figure 4		-50	0	+50	mV
V <sub>OS(SS)</sub>	Steady-state common-mode output voltage	$R_L = 50\Omega$ , $C_L = 5pF$		0.3	1.8	2.1	V
IΔV <sub>OS(SS)</sub> I	Change in steady-state common-mode output voltage between logic states	Figure 2 and Figure 3		0		+50	mV
V <sub>OS(PP)</sub>	Peak-to-peak common-mode output voltage	(V <sub>OS(pp)</sub> @ 500KHz clock	<b>:</b> )		143		mV
V <sub>Y(OC)</sub>	Maximum steady-state open-circuit output voltage	Figure 5		0		2.4	V
V <sub>Z(OC)</sub>	Maximum steady-state open-circuit output voltage			0		2.4	V
$V_{P(H)}$	Voltage overshoot, low-to-high level output	$R_L = 50\Omega$ , $C_L = 5pF$ ,				1.2V <sub>SS</sub>	V
$V_{P(L)}$	Voltage overshoot, high-to-low level output	$C_D = 0.5pF$ Figure 7 and Figure 8 (Note 9)		-0.2V <sub>SS</sub>			V
I <sub>IH</sub>	High-level input current (LVTTL inputs)	V <sub>IH</sub> = 2.0V		-15		15	μΑ
I <sub>IL</sub>	Low-level input current (LVTTL inputs)	$V_{IL} = 0.8V$		-15		15	μΑ
$V_{IKL}$	Input Clamp Voltage (LVTTL inputs)	I <sub>IN</sub> = -18 mA		-1.5			V
I <sub>OS</sub>	Differential short-circuit output current	Figure 6		-43		43	mA
M-LVDS R	eceiver						
$V_{IT_+}$	Positive-going differential input voltage threshold	See Function Tables	Type 1		20	50	mV
			Type 2		94	150	mV
$V_{IT-}$	Negative-going differential input voltage threshold	See Function Tables	Type 1	-50	20		mV
			Type 2	50	94		mV
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -8mA$		2.4	2.7		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 8mA			0.28	0.4	V
l <sub>OZ</sub>	TRI-STATE output current	V <sub>O</sub> = 0V or 3.6V		-10		10	μA
I <sub>OSR</sub>	Short circuit Rrceiver output current (LVTTL Output)	$V_O = 0V$		-90	-48		mA

**Electrical Characteristics** (Continued)
Over recommended operating supply and temperature ranges unless otherwise specified. (Notes 2, 3, 4, 8)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
M-LVDS E	Bus (Input and Output) Pins					
$I_A$ , $I_Y$	Receiver input or driver high-impedance output current	$V_{A,Y} = 3.8V, V_{B,Z} = 1.2V,$ DE = GND			32	μA
		$V_{A,Y} = 0V \text{ or } 2.4V, V_{B,Z} = 1.2V,$ DE = GND	-20		+20	μΑ
		$V_{A,Y} = -1.4V, V_{B,Z} = 1.2V,$ DE = GND	-32			μΑ
I <sub>B</sub> , I <sub>Z</sub>	Receiver input or driver high-impedance output current	$V_{B,Z} = 3.8V, V_{A,Y} = 1.2V,$ DE = GND			32	μΑ
		$V_{B,Z} = 0V \text{ or } 2.4V, V_{A,Y} = 1.2V,$ DE = GND	-20		+20	μΑ
		$V_{B,Z} = -1.4V, V_{A,Y} = 1.2V,$ DE = GND	-32			μΑ
I <sub>AB</sub> , I <sub>YZ</sub>	Receiver input or driver high-impedance output differential current ( $I_A - I_B$ or $I_Y - I_Z$ )	$V_{A,Y} = V_{B,Z}, -1.4V \le V \le 3.8V,$ DE = GND	-4		+4	μΑ
I <sub>A(OFF)</sub> , I <sub>Y(OFF)</sub>	Receiver input or driver high-impedance output power-off current	$V_{A,Y} = 3.8V, V_{B,Z} = 1.2V,$ DE = $V_{CC} = 1.5V$			32	μΑ
		$V_{A,Y} = 0V \text{ or } 2.4V, V_{B,Z} = 1.2V,$ DE = $V_{CC} = 1.5V$	-20		+20	μΑ
		$V_{A,Y} = -1.4V, V_{B,Z} = 1.2V,$ DE = $V_{CC} = 1.5V$	-32			μΑ
I <sub>B(OFF)</sub> , I <sub>Z(OFF)</sub>	Receiver input or driver high-impedance output power-off current	$V_{B,Z} = 3.8V, V_{A,Y} = 1.2V,$ DE = $V_{CC} = 1.5V$			32	μΑ
		$V_{B,Z} = 0V \text{ or } 2.4V, V_{A,Y} = 1.2V,$ DE = $V_{CC} = 1.5V$	-20		+20	μΑ
		$V_{B,Z} = -1.4V, V_{A,Y} = 1.2V,$ DE = $V_{CC} = 1.5V$	-32			μA
$I_{AB(OFF)}$ , $I_{YZ(OFF)}$	Receiver input or driver high-impedance output power-off differential current $(I_{A(OFF)} - I_{B(OFF)})$ or $I_{Y(OFF)} - I_{Z(OFF)})$	$V_{A,Y} = V_{B,Z}, -1.4V \le V \le 3.8V,$ $V_{CC} = 1.5V, DE = 1.5V$	-4		+4	μA
C <sub>A</sub> , C <sub>B</sub>	Receiver input capacitance	V <sub>CC</sub> = OPEN		5.1		pF
C <sub>Y</sub> , C <sub>Z</sub>	Driver output capacitance	1		8.5		pF
C <sub>AB</sub>	Receiver input differential capacitance	1		2.5		pF
C <sub>YZ</sub>	Driver output differential capacitance	1		5.5		pF
C <sub>A/B</sub> , C <sub>Y/Z</sub>	Receiver input or driver output capacitance balance (C <sub>A</sub> /C <sub>B</sub> or C <sub>Y</sub> /C <sub>Z</sub> )			1.0		
SUPPLY (	CURRENT (V <sub>cc</sub> )					
I <sub>CCD</sub>	Driver Supply Current	$R_L = 50\Omega$ , $DE = V_{CC}$ , $\overline{RE} = V_{CC}$		17	29.5	mA
I <sub>CCZ</sub>	TRI-STATE Supply Current	DE = GND, RE = V <sub>CC</sub>		7	9.0	mA
I <sub>CCR</sub>	Receiver Supply Current	DE = GND, RE = GND		14	18.5	mA
I <sub>CCB</sub>	Supply Current, Driver and Receiver Enabled	DE = V <sub>CC</sub> , RE = GND		20	29.5	mA

### **Switching Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified. (Notes 3, 8)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DRIVER AC S	SPECIFICATION					
t <sub>PLH</sub>	Differential Propagation Delay Low to High	$R_L = 50\Omega$ , $C_L = 5$ pF,	1.0	3.4	5.5	ns
t <sub>PHL</sub>	Differential Propagation Delay High to Low	$C_{\rm D} = 0.5 \; \rm pF$	1.0	3.1	5.5	ns
t <sub>SKD1</sub> (t <sub>sk(p)</sub> )	Pulse Skew It <sub>PLHD</sub> - t <sub>PHLD</sub> I (Notes 5, 9)	Figure 7 and Figure 8		300	420	ps
t <sub>SKD3</sub>	Part-to-Part Skew (Notes 6, 9)				1.9	ns
t <sub>TLH</sub> (t <sub>r</sub> )	Rise Time (Note 9)		1.0	1.8	3.0	ns
t <sub>THL</sub> (t <sub>f</sub> )	Fall Time (Note 9)		1.0	1.8	3.0	ns
t <sub>PZH</sub>	Enable Time (Z to Active High)	$R_L = 50\Omega$ , $C_L = 5$ pF,			8	ns
t <sub>PZL</sub>	Enable Time (Z to Active Low )	$C_{\rm D} = 0.5 \ \rm pF$			8	ns
t <sub>PLZ</sub>	Disable Time (Active Low to Z)	Figure 9 and Figure 10			8	ns
t <sub>PHZ</sub>	Disable Time (Active High to Z)				8	ns
t <sub>JIT</sub>	Random Jitter, RJ (Note 9)	100MHz clock pattern (Note 7)		2.5	5.5	psrms
f <sub>MAX</sub>	Maximum Data Rate		200			Mbps
RECEIVER A	C SPECIFICATION					
t <sub>PLH</sub>	Propagation Delay Low to High	C <sub>L</sub> = 15 pF	2.0	4.7	7.5	ns
t <sub>PHL</sub>	Propagation Delay High to Low	Figures 11, 12 and Figure 13	2.0	5.3	7.5	ns
$t_{SKD1} (t_{sk(p)})$	Pulse Skew It <sub>PLHD</sub> - t <sub>PHLD</sub> I (Notes 5, 9)			0.6	1.9	ns
t <sub>SKD3</sub>	Part-to-Part Skew (Notes 6, 9)				1.5	ns
t <sub>TLH</sub> (t <sub>r</sub> )	Rise Time (Note 9)		0.5	1.2	3.0	ns
t <sub>THL</sub> (t <sub>f</sub> )	Fall Time (Note 9)		0.5	1.2	3.0	ns
t <sub>PZH</sub>	Enable Time (Z to Active High)	$R_L = 500\Omega, C_L = 15 pF$			10	ns
t <sub>PZL</sub>	Enable Time (Z to Active Low)	Figure 14 and Figure 15			10	ns
t <sub>PLZ</sub>	Disable Time (Active Low to Z)				10	ns
t <sub>PHZ</sub>	Disable Time (Active High to Z)				10	ns
f <sub>MAX</sub>	Maximum Data Rate		200			Mbps

**Note 1:** "Absolute Maximum Ratings" are those beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.

Note 3: All typicals are given for  $V_{CC} = 3.3 V$  and  $T_A = 25 ^{\circ} C$ .

Note 4: The algebraic convention, in which the least positive (most negative) limit is designated as minimum, is used in this datasheet.

Note 5: t<sub>SKD1</sub>, lt<sub>PLHD</sub> - t<sub>PHLD</sub>l, is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel

Note 6:  $t_{SKD3}$ , Part-to-Part Skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This specification applies to devices at the same  $V_{CC}$  and within 5°C of each other within the operating temperature range.

Note 7: Stimulus and fixture jitter has been subtracted.

Note 8: C<sub>L</sub> includes fixture capacitance and C<sub>D</sub> includes probe capacitance.

Note 9: Not production tested. Guaranteed by a statistical analysis on a sample basis at the time of characterization.

# **Test Circuits and Waveforms**




FIGURE 2. Differential Driver Test Circuit




FIGURE 3. Differential Driver Waveforms




FIGURE 4. Differential Driver Full Load Test Circuit




FIGURE 5. Differential Driver DC Open Test Circuit




FIGURE 6. Differential Driver Short-Circuit Test Circuit




FIGURE 7. Driver Propagation Delay and Transition Time Test Circuit




FIGURE 8. Driver Propagation Delays and Transition Time Waveforms




FIGURE 9. Driver TRI-STATE Delay Test Circuit




FIGURE 10. Driver TRI-STATE Delay Waveforms




FIGURE 11. Receiver Propagation Delay and Transition Time Test Circuit




FIGURE 12. Type 1 Receiver Propagation Delay and Transition Time Waveforms




FIGURE 13. Type 2 Receiver Propagation Delay and Transition Time Waveforms




FIGURE 14. Receiver TRI-STATE Delay Test Circuit




FIGURE 15. Receiver TRI-STATE Delay Waveforms

#### **Function Tables**

#### DS91D180/DS91C180 Transmitting

Inputs		Out	outs
DE	D	Z	Υ
2.0V	2.0V	L	Н
2.0V	0.8V	Н	L
0.8V	Х	Z	Z

#### DS91D180 Receiving

	I	nputs	Output
RI	Ε	A – B	R
0.8	V	≥ +0.05V	Н
0.8	V	≤ -0.05V	L
0.8	V	0V	Х
2.0	V	X	Z

#### **DS91C180 Receiving**

lı	nputs	Output
RE	A – B	R
0.8V	≥ +0.15V	Н
0.8V	≤ +0.05V	L
0.8V	0V	L
2.0V	Х	Z

#### DS91D180 Receiver Input Threshold Test Voltages

Applied	Voltages	Resulting Differential Input Voltage	Resulting Common-Mode Input Voltage	Receiver Output
VIA	V <sub>IB</sub>	V <sub>ID</sub>	V <sub>IC</sub>	R
2.400V	0.000V	2.400V	1.200V	Н
0.000V	2.400V	-2.400V	1.200V	L
3.800V	3.750V	0.050V	3.775V	Н
3.750V	3.800V	-0.050V	3.775V	L
-1.400V	-1.350V	-0.050V	-1.375V	Н
-1.350V	-1.400V	0.050V	-1.375V	L

H — High Level

#### **DS91C180 Receiver Input Threshold Test Voltages**

Applied	Voltages	Resulting Differential Input Voltage	Resulting Common-Mode Input Voltage	Receiver Output
VIA	V <sub>IB</sub>	V <sub>ID</sub>	V <sub>IC</sub>	R
2.400V	0.000V	2.400V	1.200V	Н
0.000V	2.400V	-2.400V	1.200V	L
3.800V	3.650V	0.150V	3.725V	Н
3.800V	3.750V	0.050V	3.775V	L
-1.250V	-1.400V	0.150V	-1.325V	Н
-1.350V	-1.400V	0.050V	-1.375V	L

11

X — Don't care conditionZ — High impedance state

X — Don't care conditionZ — High impedance state

X — Don't care conditionZ — High impedance state

L — Low Level

Output state assumes that the receiver is enabled  $(\overline{RE} = L)$ 

H — High Level L — Low Level

Output state assumes that the receiver is enabled  $(\overline{RE} = L)$ 

# **Pin Descriptions**

Pin No.	Name	Description
1, 8	NC	No connect.
2	R	Receiver output pin
3	RE	Receiver enable pin: When $\overline{RE}$ is high, the receiver is disabled.
		When $\overline{RE}$ is low or open, the receiver is enabled.
4	DE	Driver enable pin: When DE is low, the driver is disabled. When
		DE is high, the driver is enabled.
5	D	Driver input pin
6, 7	GND	Ground pin
9	Υ	Non-inverting driver output pin
10	Z	Inverting driver output pin
11	В	Inverting receiver input pin
12	Α	Non-inverting receiver input pin
13, 14	V <sub>CC</sub>	Power supply pin, +3.3V ± 0.3V


# **Application Information**


#### STUB LENGTH


Stub lengths should be kept to a minimum. The typical transition time of the DS91D180/DS91C180 driver output is 1.8 ns (10% to 90%). The 100% time is 1.8 ns/0.8 or 2.25 ns. For a general approximation, if the electrical length of a trace is greater than 1/5 of the transition edge, then the trace is considered a transmission line. For example, 2.25 ns/5 is

450ps. If the velocity equals 160 ps per inch for a typical loaded backplane, then the maximum stub length is 450 ps/160 ps/inch or 2.8 inches (approximately 3 inches). To determine the maximum stub for your backplane, the propagation velocity for the backplane is required (refer to application notes AN-905 and AN-808).

#### Physical Dimensions inches (millimeters) unless otherwise noted







Order Number DS91D180TMA, DS91C180TMA See NS package Number M14A

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **BANNED SUBSTANCE COMPLIANCE**

National Semiconductor follows the provisions of the Product Stewardship Guide for Customers (CSP-9-111C2) and Banned Substances and Materials of Interest Specification (CSP-9-111S2) for regulatory environmental compliance. Details may be found at: www.national.com/quality/green.

Lead free products are RoHS compliant.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-530 85 86

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560