

SNLS134F - DECEMBER 2000 - REVISED APRIL 2013

DS92LV1260 Six Channel 10 Bit BLVDS Deserializer

Check for Samples: DS92LV1260

FEATURES


- Deserializes One to Six BusLVDS Input Serial Data Streams with Embedded Clocks
- Seven Selectable Serial Inputs to Support n+1 Redundancy of Deserialized Streams
- Seventh Channel has Single Pin Monitor Output That Reflects Input From Seventh Channel Input
- Parallel Clock Rate up to 40MHz
- On Chip Filtering for PLL
- Absolute Maximum Worst Case Power Dissipation = 1.9W at 3.6V
- High Impedance Inputs Upon Power Off (V_{cc} = 0V)
- Single Power Supply at +3.3V
- 196-pin NFBGA Package (Low-profile Ball Grid Array) Package
- Industrial Temperature Range Operation: -40°C to +85°C

DESCRIPTION

The DS92LV1260 integrates six deserializer devices into a single chip. The chip uses a 0.25u CMOS process technology. The DS92LV1260 can simultaneously deserialize up to six data streams that have been serialized by the Texas Instruments DS92LV1021 or DS92LV1023 Bus LVDS serializers. The device also includes a seventh serial input channel that serves as a redundant input.

Each deserializer block in the DS92LV1260 operates independently with its own clock recovery circuitry and lock-detect signaling.

The DS92LV1260 uses a single +3.3V power supply with a typical power dissipation of 1.2W at 3.3V with a PRBS-15 pattern. Refer to the Connection Diagrams for packaging information.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

Block Diagram

DS92LV1260

SNLS134F-DECEMBER 2000-REVISED APRIL 2013

Texas Instruments

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)(2)

U	
Supply Voltage (V _{cc})	-0.3 to 4V
Bus LVDS Input Voltage (Rin +/-)	-0.3V to 3.9V
Maximum Package Power Dissipation @25°C	3.7W
Package Thermal Resistance	
θ _{JA} 196 NFBGA:	34°C/W
θ _{JC} 196 NFBGA:	8°C/W
Storage Temp. Range	-65°C to +150°C
Junction Termperature	+150°C
Lead Temperature (Soldering 10 Sec)	+225°C
ESD Rating:	
Human Body Model	>3KV
Machine Model	>750V
Reliability Information	
Transistor Count	35,682

(1) "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be specified. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

(2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.

Recommended Operating Conditions

Supply Voltage (V _{CC})	3.0V to 3.6V
Operating Free Air Temperature (T _A)	-40°C to +85°C
Operating Frequency	16-40 MHz

Electrical Characteristics⁽¹⁾

Basic functionality and specifications per deserializer channel will be similar to DS92LV1212A. Over recommended operating supply and termperature ranges unless otherwise specified.⁽²⁾

	Parameter	Pin/Freq.	Min	Тур	Max	Units	
LVCMO	S/LVTTL DC Specifications:						
VIH	High Level Input Voltage			2.0		V _{CC}	V
VIL	Low Level Input Voltage		REN, REFCLK, PWRDWN,	GND		0.8	V
V _{CL}	Input Clamp Voltage		SEL (0:2),R _{OUT}		-0.87	-1.5	V
I _{IN}	Input Current	V _{in} = 0 or 3.6V		-10		+10	uA
V _{OH}	High Level Output Voltage	I _{OH} = -6mA		2	3	V _{CC}	V
V _{OL}	Low Level Output Voltage	I _{OL} = 6mA	R _{out} ,	GND	0.18	0.4	V
I _{OS}	Output short Circuit Current	$V_{out} = 0V,^{(3)}$	RCLK, LOCK	-15	-46	-85	mA
I _{OZ}	TRI-STATE Output Current	$\label{eq:Vout} \hline \hline$		-10	+/-0.2	+10	uA

(1) Current into the device pins is defined as positive. Current out of device pins is defined as negative. Voltage are referenced to ground except VTH and VTL which are differential voltages.

(2) Typical values are given for Vcc = 3.3V and TA = $25^{\circ}C$

(3) Only one output should be shorted at a time. Do not exceed maximum package power dissipation capacity.



www.ti.com

Electrical Characteristics⁽¹⁾ (continued)

Basic functionality and specifications per deserializer channel will be similar to DS92LV1212A. Over recommended operating supply and termperature ranges unless otherwise specified.⁽²⁾

	Parameter	Test Conditions	Pin/Freq.	Min	Тур	Max	Units
Bus LVDS	DC specifications						
V _{TH}	Differential Threshold High Voltage				+3	+50	mV
V _{TL}	Differential Threshold Low Voltage	$VCM = 1.1V (V_{RI+}-V_{RI-})$	— RI+, RI-	-50	-2		mV
I _{IN} Input Current V V V	$V_{in} = +2.4V,$ $V_{cc} = 3.6 \text{ or } 0V$	-10	+/- 1	+10	uA		
ΊΝ	input Current	V _{in} =0V, V _{cc} = 3.6 or 0V		-10	+/- 1	+10	uA
Supply Cu	rrent						
I _{CCR}	Worst Case Supply Current	3.6V, 40 MHz, Checker Board Pattern, CL=15pF			460	530	mA
I _{CCXR}	Supply Current when Powered Down	<u>PWRDN</u> = 0.8V REN = 0.8V			0.36	1	mA
Timing Re	quirements for REFCLK						
t _{RFCP}	REFCLK Period			25		62.5	ns
t _{RFDC}	REFCLK Duty Cycle			40	50	60	%
t _{RFCP} /t _{TCP}	Ratio of REFCLK to TCLK			0.95		1.05	
t _{RFTT}	REFCLK Transition Time					8	ns
	er Switching Characteristics						
t _{RCP}	RCLK Period			25		62.5	ns
t _{RDC}	RCLK Duty Cycle		RCLK	43	50	55	%
t _{CHTST}	Period of Bus LVDS signal when CHTST is selected by MUX	See ⁽⁴⁾	СНТЅТ	25			ns
t _{CLH}	CMOS/TTL Low-to-High Transition Time				1.7	6	ns
t _{CHL}	CMOS/TTL High-to-Low Transition Time				1.6	6	ns
t _{ROS}	Rout Data Valid before RCLK	See Figure 3	Pout	0.4*t _{RCP}			ns
t _{ROH}	Rout Data Valid after RCLK	See Figure 3	— <u>Rout,</u> LOCK, RCLK	- 0.4*t _{RCP}			ns
t _{HZR}	High to TRI-STATE Delay					10	ns
t _{LZR}	Low to TRI-STATE Delay					10	ns
t _{ZHR}	TRI-STATE to High Delay					12	ns
t _{ZLR}	TRI-STATE to Low Delay					12	ns
		See Figure 2		1.75*t _R _{CP} +5	1.75*t _{RCP} +7	1.75*t _{RCP} +1 0	ns
t _{DD}	Deserializer Delay	Room Temp 3.3V 40MHz	RCLK	1.75*t _R _{CP} +6	1.75*t _{RCP} +7	1.75*t _{RCP} +9	ns
	Deserializer PLL LOCK Time	See Figure 4	40MHz			3	us
t _{DSR1}	from PWRDN (with SYNCPAT)	See ⁽⁵⁾	20MHz			10	us

(4) Because the Bus LVDS serial data stream is not decoded, the maximum frequency of the CHTST output driver could be exceeded if the data stream were switched to CHTST. The maximum frequency of the BUS LVDS input should not exceed the parallel clock rate.

(5) For the purpose of specifying deserializer PLL performance t_{DSR1} and t_{DSR2} are specified with the REFCLK running and stable, and specific conditions of the incoming data stream (SYNCPATs). t_{DSR1} is the time required for the deserializer to indicate lock upon power-up or when leaving the power-down mode. t_{DSR2} is the time required to indicate lock for the powered-up and enabled deserializer when the input (RI+ and RI-) conditions change from not receiving data to receiving synchronization patterns (SYNCPATs). The time to lock to random data is dependent upon the incoming data.

Copyright © 2000–2013, Texas Instruments Incorporated

(AS


www.ti.com

Electrical Characteristics⁽¹⁾ (continued)

Basic functionality and specifications per deserializer channel will be similar to DS92LV1212A. Over recommended operating supply and termperature ranges unless otherwise specified.⁽²⁾

	Parameter	Test Conditions	Pin/Freq.	Min	Тур	Max	Units
to one	Deserializer PLL Lock Time	See Figure 5 See ⁽⁵⁾	40MHz			2	us
	from SYNCPAT	See ⁽³⁾	20MHz			5	us
		See ⁽⁶⁾	40MHz	450	920		ps
t _{RNM}	Deserializer Noise Margin	See	20MHz	1200	1960		ps

(6) t_{RNM} is a measure of how much phase noise (jitter)the deserializer can tolerate in the incoming data stream before bit errors occur. The Deserializer Noise Margin is Specified By Design (GBD) using statistical analysis.



AC Timing Diagrams and Test Circuits

Figure 2. Deserializer Delay t_{DD}






Figure 3. Output Timing t_{ROS} and t_{ROH}



SNLS134F - DECEMBER 2000 - REVISED APRIL 2013













Figure 8. Deserializer TRI-STATE Test Circuit and Timing

6



SNLS134F - DECEMBER 2000 - REVISED APRIL 2013

Block Diagram



Copyright © 2000-2013, Texas Instruments Incorporated

Control Pins Truth Table ⁽¹⁾												
PWRDN	REN	SEL2	SEL1	SEL0	Rout	CHTST	LOCK[0:5]	RCLK[0:5]				
Н	Н	L	L	L	Din6 Decoded to Rout 0 (0:9) ⁽²⁾	Din0 (not decoded)	Active ⁽³⁾	Active ^{(4) (2)}				
Н	Н	L	L	Н	Din6 Decoded to Rout 1 (0:9) ⁽²⁾	Din1 (not decoded)	Active ⁽³⁾	Active ^{(4) (2)}				
Н	Н	L	Н	L	Din6 Decoded to Rout 2 (0:9) ⁽²⁾	Din2 (not decoded)	Active ⁽³⁾	Active ^{(4) (2)}				
Н	Н	L	Н	Н	Din6 Decoded to Rout 3 (0:9) ⁽²⁾	Din3 (not decoded)	Active ⁽³⁾	Active ^{(4) (2)}				
Н	Н	Н	L	L	Din6 Decoded to Rout 4 (0:9) ⁽²⁾	Din4 (not decoded)	Active ⁽³⁾	Active ^{(4) (2)}				
Н	Н	Н	L	Н	Din6 Decoded to Rout 5 (0:9) ⁽²⁾	Din5 (not decoded)	Active ⁽³⁾	Active ^{(4) (2)}				
Н	Н	Н	Н	L	Din6 is not Decoded	Z	Active ⁽³⁾	Active ^{(4) (2)}				
Н	Н	Н	Н	Н	Din6 is not Decoded	Din6 (not decoded)	Active ⁽³⁾	Active ^{(4) (2)}				
L	Х	Х	Х	Х	Z	Z	Z	Z				
Н	L	Х	Х	X	Z	Z	Active ⁽³⁾	Z				

(1) The routing of the Din inputs to the Deserializers and to the CHTST outputs are dependent on the states of SEL [0:2].

(2) Rout n[0:9] and RCLK [0:5] are Tri-Stated when LOCKn[0:5] is High.

(3) LOCK Active indicates that the LOCK output will reflect the state of it's respective Deserializer with regard to the selected data stream.
 (4) RCLK Active indicates that the RCLK will be running if the Deserializer is locked. The timing of RCLK [0:5] with respect to Rout [0:5][0:9]

(4) RCLK Active indicates that the RCLK will be running if the Deserializer is locked. The timing of RCLK [0:5] with respect to Rout [0:5][0:9] is determined by RCLK_R/F Figure 6

FUNCTIONAL DESCRIPTION

The DS92LV1260 combines six 1:10 deserializers into a single chip. Each of the six deserializers accepts a BusLVDS data stream from Texas Instruments' DS92LV1021 or DS92LV1023 Serializer. The deserializers then recover the clock and data to deliver the resulting 10-bit wide words to the outputs. A seventh serial data input provides n+1 redundancy capability. The user can program the seventh input to be an alternative input to any of the six deserializers. Whichever input is replaced by the seventh input is then routed to the CHANNEL TEST (CHTST) pin on receiver output port.

Each of the 6 channels acts completely independent of each other. Each independent channel has outputs for a 10-bit wide data word, the recovered clock out, and the lock-detect output.

The DS92LV1260 has three operating states: Initialization, Data Transfer, and Resynchronization. In addition, there are two passive states: Powerdown and TRI-STATE.

The following sections describe each operating mode and passive state.

Initialization

8

Submit Documentation Feedback

Before the DS92LV1260 receives and deserializes data, it and the transmitting serializer devices must initialize the link. Initialization refers to synchronizing the Serializer's and the Deserializer's PLL's to local clocks. The local clocks must be the same frequency or within a specified range if from different sources. After all devices synchronize to local clocks, the Deserializer's synchronize to the Serializer's as the second and final initialization step.

www.ti.com



Step 1: After applying power to the Deserializer, the outputs are held in TRI-STATE and the on-chip powersequencing circuitry disables the internal circuits. When V_{cc} reaches $V_{cc}OK$ (2.1V), the PLL in each deserializer begins locking to the local clock (REFCLK). A local on-board oscillator or other source provides the specified clock input to the REFCLK pin.

Step 2: The Deserializer PLL must synchronize to the Serializer to complete the initialization. Refer to the Serializer data sheet for the proper operation during this step of the Initialization State. The Deserializer identifies the rising clock edge in a synchronization pattern or random data and after 80 clock cycles will synchronize to the <u>data stream</u> from the serializer. At the point where the Deserializer's PLL locks to the embedded clock, the LOCKn pin goes low and valid data appears on the output. Note that this differs from pervious deserializers where the LOCKn signal was not synchronous to valid data appearing on the outputs.

Data Transfer

After initialization, the serializer transfers data to the deserializers. The serial data stream includes a start and stop bit appended by the serializer, which frame the ten data bits. The start bit is always high and the stop bit is always low. The start and stop bits also function as clock bits embedded in the serial stream.

The Serializer transmits the data and clock bits (10+2 bits) at 12 times the TCLK frequency. For example, if TCLK is 40 MHz, the serial rate is 40 X 12 = 480 Mbps. Since only 10 bits are from input data, the serial 'payload' rate is 10 times the TCLK frequency. For instance, if TCLK = 40 MHz, the payload data is 40 X 10 = 400 Mbps. TCLK is provided by the data source and must be in the range 20 MHz to 40 MHz nominal.

When one of six Deserializer channels synchronizes to the input from a Serializer, it drives its LOCKn pin low and synchronously delivers valid data on the output. The Deserializer locks to the embedded clock, uses it to generate multiple internal data strobes, and drives the embedded clock to the RCLKn pin. The RCLKn is synchronous to the data on the ROUT[n0:n9] pins. While LOCKn is low, data on ROUT [n0:n9] is valid.

All ROUT, LOCK, and RCLK signals will drive a minimum of three CMOS input gates (15pF load) with a 40 MHz clock. This amount of drive allows bussing outputs of two Deserializers and a destination ASIC. REN controls TRI-STATE of all the outputs.

The Deserializer input pins are high impedance during Powerdown (\overline{PWRDN} low) and power-off ($V_{cc} = 0V$).

Resynchronization

Whenever one of the six Deserializers loses lock, it will automatically try to resynchronize. For example, if the embedded clock edge is not detected two times in succession, the PLL loses lock and the LOCKn pin is driven high. The system must monitor the LOCKn pin to determine when data is valid.

The user has the choice of allowing the deserializer to re-synch to the data stream or to force synchronization by pulsing the Serializer SYNC1 or SYNC2 pin. This scheme is left up to the user discretion. One recommendation is to provide a feedback loop using the LOCKn pin itself to control the sync request of the Serializer (SYNC1 or SYNC2). Dual SYNC pins are given for multiple control in a multi-drop application.

Powerdown

The Powerdown state is a low power sleep mode that the Serializer and Deserializer typically occupy while waiting for initialization, or to reduce power consumption when no data is transfers. The Deserializer enters Powerdown when PWRDN is driven low. In Powerdown, the PLL stops and the outputs <u>go into</u> TRI-STATE, which reduces supply current to the microamp range. To exit Powerdown, the system drives PWRDN high.

Upon exiting Powerdown, the Deserializer enters the Initialization state. The system must then allow time to Initialize before data transfer can begin.

TRI-STATE

When the system drives REN pin low, the Deserializer enters TRI-STATE. This will TRI-STATE the receiver output pins (ROUT[00:59]) and RCLK[0:5]. When the system drives REN high, the Deserializer will return to the previous state as long as all other control pins remain static (PWRDN, RCLK_R/F).

Copyright © 2000–2013, Texas Instruments Incorporated



www.ti.com

USING THE DS92LV1021 AND DS92LV1260

The DS92LV1260 combines six 1:10 deserializers into a single chip. Each of the six deserializers accepts a BusLVDS data stream up to 480 Mbps from Texas Instruments' DS92LV1021 or DS92LV1023 Serializer. The deserializers then recover the embedded two clock bits and data to deliver the resulting 10-bit wide words to the output. A seventh serial data input provides n+1 redundancy capability. The user can program the seventh input to be an alternative input to any of the six deserializers. Whichever input is replaced by the seventh input is then routed to the CHANNEL TEST (CHTST) pin on receiver output port. The Deserializer uses a separate reference clock (REFCLK) and an onboard PLL to extract the clock information from the incoming data stream and then deserialize the data. The Deserializer monitors the incoming clock information, determines lock status, and asserts the LOCKn output high when loss of lock occurs.

POWER CONSIDERATIONS

An all CMOS design of the Deserializer makes it an inherently low power device.

POWERING UP THE DESERIALIZER

The DS92LV1260 can be powered up at any time by following the proper sequence. The REFCLK input can be running before the Deserializer powers up, and it must be running in order for the Deserializer to lock to incoming data. The Deserializer outputs will remain in TRI-STATE until the Deserializer detects data transmission at its inputs and locks to the incoming data stream.

TRANSMITTING DATA

Once you power up the Deserializer, it must be phase locked to the transmitter to transmit data. Phase locking occurs when the Deserializer locks to incoming data or when the Serializer sends sync patterns. The Serializer sends SYNC patterns whenever the SYNC1 or SYNC2 inputs are high. The LOCKn output of the Deserializer remains high until it has locked to the incoming data stream. Connecting the LOCKn output of the Deserializer to one of the SYNC inputs of the Serializer will ensure that enough SYNC patterns are sent to achieve Deserializer lock.

The Deserializer can also lock to incoming data by simply powering up the device and allowing the "random lock" circuitry to find and lock to the data stream.

NOISE MARGIN

While the Deserializer LOCKn output is low, data at the Deserializer outputs (ROUT0-9) are valid, except for the specific case of loss of lock during transmission which is further discussed in the RECOVERING FROM LOCK LOSS section below.

The Deserializer noise margin is the amount of input jitter (phase noise) that the Deserializer can tolerate and still reliably receive data. Various environmental and systematic factors include:

Serializer: TCLK jitter, V_{CC} noise (noise bandwidth and out-of-band noise)

Media: ISI, Large V_{CM} shifts

Deserializer: V_{CC} noise



www.ti.com

RECOVERING FROM LOCK LOSS

In the case where the Deserializer loses lock during data transmission, up to 1 cycle of data that was previously received can be invalid. This is due to the delay in the lock detection circuit. The lock detect circuit requires that invalid clock information be received 2 times in a row to indicate loss of lock. Since clock information has been lost, it is possible that data was also lost during these cycles. Therefore, after the Deserializer relocks to the incoming data stream and the Deserializer LOCKn pin goes low, at least one previous data cycle should be suspect for bit errors.

The Deserializer can relock to the incoming data stream by making the Serializer resend SYNC patterns, as described above, or by random locking, which can take more time, depending on the data patterns being received.

HOT INSERTION

All the BusLVDS devices are hot pluggable if you follow a few rules. When inserting, ensure the Ground pin(s) makes contact first, then the VCC pin(s), and then the I/O pins. When removing, the I/O pins should be unplugged first, then the VCC, then the Ground. Random lock hot insertion is illustrated in Figure 12.

TRANSMISSION MEDIA

The Serializer and Deserializer can also be used in point-to-point configurations, through PCB trace, or through twisted pair cable. In point-to-point configurations, the transmission media need only be terminated at the receiver end. Please note that in point-to-point configurations, the potential of offsetting the ground levels of the Serializer vs. the Deserializer must be considered. Also, Bus LVDS provides a +/- 1V common mode range at the receiver inputs.

FAILSAFE BIASING FOR THE DS92LV1260

The DS92LV1260 has internal failsafe biasing and an improved input threshold sensitivity of +/- 50mV versus +/- 100mV for the DS92LV1210 or DS92LV1212. This allows for greater differential noise margin in the DS92LV1260. However, in cases where the receiver input is not being actively driven, the increased sensitivity of the DS92LV1260 can pickup noise as a signal and cause unintentional locking. For example, this can occur when the input cable is disconnected.

External resistors can be added to the receiver circuit board to prevent noise pick-up. Typically, the non-inverting receiver input is pulled up and the inverting receiver input is pulled down by high value resistors. The pull-up and pull-down resistors (R_1 and R_2) provide a current path through the termination resistor (R_L) which biases the receiver inputs when they are not connected to an active driver. The value of the pull-up and pull-down resistors should be chosen so that enough current is drawn to provide a +15mV drop across the termination resistor. Please see Figure 10 for the Failsafe Biasing Setup.

PCB LAYOUT AND POWER SYSTEM CONSIDERATIONS

Circuit board layout and stack-up for the DS92LV1260 should be designed to provide noise-free power to the device. Good layout practice will separate high frequency or high level inputs and outputs to minimize unwanted stray noise pickup, feedback and interference. There are a few common practices which should be followed when designing PCB's for Bus LVDS Signaling. Recommended layout practices are:

- Use at least 4 PCB board layers (Bus LVDS signals, ground, power, and TTL signals).
 - Power system performance may be greatly improved by using thin dielectrics (4 to 10 mils) for power/ground sandwiches. This increases the intrinsic capacitance of the PCB power system which improves power supply filtering, especially at high frequencies, and makes the value and placement of external bypass capacitors less critical.
- Keep Serializers and Deserializers as close to the (Bus LVDS port side) connector as possible.
 - Longer stubs lower the impedance of the bus, increase the load on the Serializer, and lower the threshold margin at the Deserializers. Deserializer devices should be placed much less than one inch from slot connectors. Because transition times are very fast on the Serializer Bus LVDS outputs, reducing stub lengths as much as possible is the best method to ensure signal integrity.
- Bypass each Bus LVDS device and also use distributed bulk capacitance between power planes.
 - Surface mount capacitors placed close to power and ground pins work best. External bypass capacitors should include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in the



www.ti.com

range 0.001 μ F to 0.1 μ F. Tantalum capacitors may be in the range 2.2 μ F to 10 μ F. Voltage rating for tantalum capacitors should be at least 5X the power supply voltage being used. Randomly distributed by pass capacitors should also be used.

- Package and pin layout permitting, it is also recommended to use two vias at each power pin as well as all RF bypass capacitor terminals. Dual vias reduce the interconnect inductance between layers by up to half, thereby reducing interconnect inductance and extending the effective frequency range of the bypass components.
- The outer layers of the PCB may be flooded with additional ground planes. These planes will improve shielding and isolation as well as increase the intrinsic capacitance of the power supply plane system. Naturally, to be effective, these planes must be tied to the ground supply plane at frequent intervals with vias. Frequent via placement improves signal integrity on signal transmission lines by providing short paths for image currents, which reduces signal distortion. Depending on which is greater, the planes should be pulled back from all transmission lines and component mounting pads a distance equal to the width of the widest transmission line or the thickness of the dielectric separating the transmission line from the internal power or ground plane(s). Doing so minimizes effects on transmission line impedances and reduces unwanted parasitic capacitances at component mounting pads.
- Use a termination resistor which best matches the differential impedance of your transmission line.
- Leave unused Bus LVDS receiver inputs open (floating).
- Limit traces on unused inputs to <0.5 inches.
- Isolate TTL signals from Bus LVDS signals.
- Use controlled impedance media.
 - The backplane and connectors should have a matched differential impedance.

For a typical application circuit, please see Figure 9.

There are more common practices which should be followed when designing PCBs for LVDS signaling. General application guidelines and hints may be found in the following application notes: AN-808 (SNLA028), AN-903 (SNLA034), AN-971 (SNLA165), AN-977 (SNLA166), and AN-1108 (SNLA008). For packaging information on BGA's, please see AN-1126 (SNOA021).

USING T_{DJIT} AND T_{RNM} TO VALIDATE SIGNAL QUALITY

The parameter t_{RNM} is calculated by first measuring how much of the ideal bit the receiver needs to ensure correct sampling. After determining this amount, what remains of the ideal bit that is available for external sources of noise is called t_{RNM} .

The vertical limits of the mask are determined by the DS92LV1260 receiver input threshold of +/- 50mV.

Please refer to the eye mask pattern of Figure 11 for a graphic representation of t_{DJIT} and t_{RNM}.

EXAS

NSTRUMENTS




Figure 9. Typical Applications Circuit





Figure 10. Failsafe Biasing Setup







www.ti.com




Figure 12. Random Lock Hot Insertion

Pin Diagram

(A10 A11 (A12) A 1 A2 Α3 A4 Α5 Α6 Α7 A8 A9 (A13 (A14) PGND DGND RFN AGND AGND AV_{DD} RINO-RIN0+ RIN2-RIN2+ RIN4 -RIN4+ RIN6-RIN6+ (B12) B2 B3 B4 (в5 B6 (в7 B8 В9 B10 (B11 **(**B13 (B14) B 1 N/C DGND DV_DD REF_{CLK} PWRDN* AGND AGND N/C AGND PGND SEL2 DGND AVDD AVDD C 1 (C3) С9 (C10 (011) (012 (C2 (C4) (C5 C6 **(** C7 (C8 (C13 (C14) CHTST RCLK_R/F JTL2 JTL1 R_{IN1} -R_{IN1} + AVDD R_{IN3}-R_{IN3} + R_{IN5}-RIN5+ SEL0 SEL1 N/C D1 (D2` (D7` (D9) (D10) D11 (D12) (D14) (D3 (D4 ` D5 D6 (D8) (D13) JTL3 JTL4 JTL5 N/C DGND DGND N/C N/C PGND N/C LOCK5* N/C DV_{DD} PV_{DD} E 1 E2 E3 E4 E5 E6 E7 E8 E 9 (E10) E11 (E12) (E13) (E14) DV_{DD} dv_{dd} N/C DGND DGND N/C PVDD DV_{DD} DV_{DD} ROUTO9 ROUTO8 R_{OUT57} R_{OUT58} R_{OUT59} (F10 F 1 (F2) F3 (F4) (F5 F6 (F7 (F8 (F9 (F11 (F13 (F12) (F14) PVDD RCLK0 LOCK0* DGND DGND DVDD DGND DGND DV_{DD} N/C AV_{DD} RCLK5 PVDD R_{OUT07} G1 (G2) G3 G4 G7 G9 (G10) (G11) **(**G12) (G13) (G14) G5 G6 G8 DV_DD PGND PGND DGND DGND DGND DGND PGND R_{OUT06} R_{OUT05} DVDD R_{OUT55} R_{OUT56} PVDD H1 (н2) (нз) H4 Н6 (н9) (H10) (H11) (H12) (H13) (H14) Н5 (н7 Н8 PGND DGND DV_{DD} DGND DGND DGND DVDD PGND PGND R_{OUT04} R_{OUT02} R_{OUT03} R_{OUT54} R_{OUT53} J1 (J2 J3 J4 J5 J6 J10 (J11 (J12) (J13 (J14 J7 J8 J9 DV_{DD} DVDD PVDD DV_{DD} DV_DD PGND DGND DGND PGND PV_{DD} R_{OUT12} R_{OUT10} R_{OUT52} R_{OUT51} (K14) **(**K11) K 1 (к2) (кз (ка К5 (к9 (к10 (K12) (K13 (кб (к7 (кв DGND PVDD R_{OUT14} ROUTOO ^Rоито 1 DV_{DD} DV_{DD} DVDD DGND DVDD N/C R_{OUT50} R_{OUT40} PV_{DD} L1 (L2) L3 L5 (L7) (L9) (L10 (L11) (L12) (L13) (L14) L4 (L6 (L8 RCLK₁ N/C N/C N/C R_{OUT34} N/C R_{OUT45} R_{OUT41} R_{OUT13} R_{OUT11} R_{OUT21} R_{OUT31} R_{OUT44} R_{OUT42} (м8) (м10) M 1 (M2 (мз М4 М5 м6 (м7) (мэ) (м11) (M12) (M13 (M14) R_{OUT18} R_{OUT29} R_{OUT25} R_{OUT23} R_{OUT30} R_{OUT33} R_{OUT36} R_{OUT46} RCLK4 R_{OUT15} R_{OUT19} R_{OUT20} R_{OUT35} R_{OUT43} N1 N2 N 3 N4 N5 N6 (N7 N8 N9 (N10 N11 N12 (N13 (N14) LOCK₂* RCLK₂ PGND PGND RCLK₃ R_{OUT17} R_{OUT27} R_{OUT22} R_{OUT32} R_{OUT37} R_{OUT39} R_{OUT47} R_{OUT48} R_{OUT16} Ρ3 P4 P6 P8 P9 P11 P12 **(**P13 P14 P 1 Ρ2 Ρ5 P7 P10 LOCK3* LOCK4* LOCK1 * R_{OUT28} R_{OUT26} R_{OUT24} PVDD PVDD PGND PGND PVDD PVDD R_{OUT38} R_{OUT49}

Figure 13. Top View of DS92LV1260 (196-pin NFBGA package, see Package Number NZH0196A)



DS92LV1260

www.ti.com

SNLS134F - DECEMBER 2000 - REVISED APRIL 2013

A4-A3, C6-C5, A7-A6, C9-C8, A10-A9, C11-C10, A13-A12 Rin(n) +/- Bus LVDS I Bus LVDS differential input pins D12 PVdd Supply voltage for PLL circuitry F12 AVdd Supply voltage for input buffer circuitry B12,A14,D10 PGND GND pin for input buffer circuitry B12,A14,D10 PGND GND pin for input buffer circuitry G7 AVdd Supply voltage for LVDS REC. B9 AVdd Supply voltage for LVDS REC. A11 AVdd Supply voltage for NDD. A8 AGND GND pin for AVDD. A8 AGND GND pin for AVDD. A8 AGND GND pin for AVDD. A5 AGND GND pin for VDD. B6 AVdd Supply voltage for input logic circuitry. D7 DGND Tie to digital ground. B7 AGND GND pin for VDD. B6 AVdd Supply voltage for input logic circuitry. D7 DGND Tie to digital ground. C4 RCLK_RF 3.37 C4 RCLK_RF 3.33V C4 RCLK_RF CMOS A2 REN CMOS Chrost be relation of Rout data to RCLK edge. RCLK_RF = L setut hold times are referenced to the faling RC	PIN DESCRIPTIONS									
C12,C13,B13 SEL (0.2) 3.3V CMOS These pins control which Bus LVDS input is steered to the CHTST or A4-A3, C6-C5, A7-A6, C9-C8, A10-A9, C11-C10, A13-A12 D12 PVdd Supply voltage for PLL circuitry D12 PVdd Supply voltage for PLL circuitry B13 AGND GND pin for PLL dircuitry B14 AGND GND pin for pinub tuffer circuitry C7 AVdd Supply voltage for LDS REC. B11 AGND GND pin for pinub tuffer circuitry C7 AVdd Supply voltage for LDS REC. B9 AVdd Supply voltage for BAG Gap reference. B7 AGND GND pin for AVDD. A8 AGND GND pin for AVDD. A8 AGND GND pin for AVDD. A5 AGND GND pin for AVDD. B8 AGND GND pin for AVDD. B6 AVdd Supply voltage for input logic circuitry. D7 DGND Tie to digital ground. B7 AGND GND pin for AVDD. A6 AGND Controls the relation of ROLt data to RCLK edge: RCLK_RF = L setu times are reference to the failing RCLK edge. B6 AVdd Supply voltage for input logic circuitry. A7 DGND GND C4 RCLK_RF <	Pin No.	Pin Name	Туре	Description						
C12.C13.B13 SEL (b:2) CMOS These pins control which Bus LVDS input is steered to the CHTST of I A4-A3, C6-C5, A7-A6, C9-C8, A10-A9, C11-C10, A13-A12 Rin(n) +/- Bus LVDS differential input pins D12 PVdd Supply voltage for PLL circuitry B12,A14,D10 PGND GND pin for input buffer circuitry B11 AGND GND pin for input buffer circuitry C7 AVdd Supply voltage for LVDS REC. B9 AVdd Supply voltage for LVDS REC. B9 AVdd Supply voltage for LVDS REC. B1 AGND GND pin for AVDD. A11 AVdd Supply voltage for LVDS REC. B7 AGND GND pin for AVD1. B8 AGND GND pin for AVD1. B8 AGND GND pin for VDD1. B6 AVdd Supply voltage for input logic circuitry. D7 DGND Tie to digital ground. B5 FWRDN 3.3V C4 RCLK_R/F CMOS 1 ASA CMOS 1 GND Controls whether the device is active or in 'sleep' mode 2	B2,B14	GND	GND	GND pins for ESD structures						
AP-A5, Dev.S., AV-A6, 054-05, A10-A9, C11-C10, A13-A12 Rin(n) +/- LVDS Bus LVDS differential input pins D12 PVdd Supply voltage for IPLL circuitry F12 AVdd Supply voltage for input buffer circuitry B12,A14,D10 PGND GND pin for input buffer circuitry B11 AGND GND pin for input buffer circuitry C7 AVdd Supply voltage for LVDS REC. B9 A/dd Supply voltage for LVDS REC. B1 AVdd Supply voltage for LVDS REC. B7 AGND GND pin for AVDD. A8 AGND GND pin for AVDD. A8 AGND GND pin for AVDD. A5 AGND GND pin for VDDI. B6 AVdd Supply voltage for input logic circuitry. D7 DGND 3.3V C4 RCLK_RF 3.3V C4 RCLK_RF 3.3V C4 REFCLK GND B1 N/C DGND A2 REN 3.3V C3 CMOS Frequency reference clock input. D5 DGND GND pin for VDDO A2 REN CMOS I N/C Don connect. D6 DGND G	C12,C13,B13	SEL (0:2)		These pins control which Bus LVDS input is steered to the CHTST output						
F12AVddSupply voltage for input buffer circuitryB12,A14,D10PGNDGND pin for PLL circuitryB11AGNDGND pin for PLL circuitryB11AGNDGND pin for input buffer circuitryB11AGNDGND pin for input buffer circuitryC7AVddSupply voltage for LVDS REC.B9AVddSupply voltage for LVDS REC.A11AVddSupply voltage for LVDS REC.B7AGNDGND pin for AVDD.A8AGNDGND pin for AVDD.B8AGNDGND pin for AVDD.A5AGNDGND pin for VDDI.B6AVddSupply voltage for input logic circuitry.D7DGNDTie to digital ground.B5PWRDN3.3VC4RCLK_R/F3.3VC4RCLK_R/F3.3VA2REN3.3VB4REFCLK3.3VC5DGNDGND pin for VDDOA1DGNDGND pin for digital section.B1N/CDo not connect.D6DVddSupply voltage for digital section.B3DVddSupply voltage for digital section.B4CHTST $O_{OOS}_{OOS}_{OOS}_{OOS}_{OOS}_{OOS}_{OOS}_{OOS}_{OOS}_{OOS}_{OS}_{$		Rin(n) +/-	LVDS	Bus LVDS differential input pins						
B12,A14,D10 PGND GND pin for PLL circuitry B11 AGND GND pin for input buffer circuitry C7 AVdd Supply voltage for LVDS REC. B9 AVdd Supply voltage for LVDS REC. A11 AVdd Supply voltage for LVDD. A8 AGND GND pin for AVDD. A8 AGND GND pin for VDD. A5 AGND GND pin for VDD. B6 AVdd Supply voltage for input logic circuitry. D7 DGND Tie to digital ground. B5 TWRDN 3.3V C4 RCLK_R/F GMOS I S.3V Controls whether the device is active or in 'sleep' mode A2 REN 3.3V B4 REFCLK GMOS I Supply voltage for digital ground. B1 N/C Do not connect. B6 DVdd Supply voltage for digital section.	D12	PVdd		Supply voltage for PLL circuitry						
B11 AGND GND pin for input buffer circuitry C7 AVdd Supply voltage for LVDS REC. B9 AVdd Supply voltage for LVDS REC. A11 AVdd Supply voltage for Band Gap reference. B7 AGND GND pin for AVDD. A8 AGND GND pin for AVDD. A8 AGND GND pin for AVDD. B6 AVdd Supply voltage for input logic circuitry. D7 DGND GND pin for VDDI. B6 AVdd Supply voltage for input logic circuitry. D7 DGND Tie to digital ground. B5 FWRDN CMOS C4 RCLK_R/F CMOS A2 REN 3.3V C4 REFCLK CMOS A2 REN 3.3V CMOS I Enables the Routn, RCLKn, and SYNCCLK outputs. B4 REFCLK I B4 REFCLK GND GND GND pin for VDDO A1 DGND GND pin for VDDO A1 DGND GND pin for VDDO <td< td=""><td>F12</td><td>AVdd</td><td></td><td>Supply voltage for input buffer circuitry</td></td<>	F12	AVdd		Supply voltage for input buffer circuitry						
C7 A Vdd Supply voltage for LVDS REC. B9 AVdd Supply voltage for LVDS REC. A11 AVdd Supply voltage for Band Gap reference. B7 A GND GND pin for AVDD. A8 A GND GND pin for AVDD. B8 A GND GND pin for AVDD. B8 A GND GND pin for AVDD. B6 AVdd Supply voltage for input logic circuitry. D7 DGND Tie to digital ground. B5 FWRDN CMOS I Controls whether the device is active or in 'sleep' mode I Controls the relation of Rout data to RCLK edge; RCLK_R/F = I setup Image: REN 3.3V C4 RCLK_R/F CMOS I Controls the relation of Rout data to RCLK edge; RCLK_R/F = I setup imes are referred to the fising RCLK edge; RCLK_R/F = L setup 1 B4 REFCLK CMOS I Supply voltage for digital section. B1 N/C Do not connect. D5 DGND GND for digital section. B3 DVdd Supply voltage for digital section.	B12,A14,D10	PGND		GND pin for PLL circuitry						
B9 AVdd Supply voltage for LVDS REC. A11 AVdd Supply voltage for LVDS REC. B7 AGND GND pin for AVDD. A8 AGND GND pin for AVDD. B8 AGND GND pin for AVDD. A5 AGND GND pin for VDDI. B6 AVdd Supply voltage for input logic circuitry. D7 DGND Tie to digital ground. B5 PWRDN CMOS I Controls whether the device is active or in 'sleep' mode C4 RCLK_R/F 3.3V CMOS I Controls the relation of Rout data to RCLK edge: RCLK_R/F = L setup times are referred to the rising RCLK edge. A2 REN 3.3V CMOS I Enables the Routn, RCLKn, and SYNCCLK outputs. B4 REFCLK 3.3V CMOS I Frequency reference clock input. D5 DGND GND pin for VDDO A1 DGND GND for digital section. B3 DVdd Supply voltage for digital section. B3 DVdd Supply voltage for digital section. C3 CHTST 3.3V CMOS O A	B11	AGND		GND pin for input buffer circuitry						
A11AVddSupply voltage for Band Gap reference.B7AGNDGND pin for AVDD.A8AGNDGND pin for AVD1.B8AGNDGND pin for AVD1.B6AVddSupply voltage for input logic circuitry.D7DGNDTie to digital ground.B5PWRDNCMOSC4RCLK_R/FCMOSA2RENCMOSB4REFCLKCMOSB5DGNDControls the relation of Rout data to RCLK edge: RCLK_R/F = L setupb6RCLK_R/FCMOSC4RCLK_R/FCMOSB4REFCLKCMOSB5DGNDGND pin for VDDOB6AVddSupply voltage for input logic circuitry.C4RCLK_R/FCMOSB4REFCLKCMOSB5DGNDGND pin for VDDOA1DGNDGND pin for VDDOA1DGNDGND pin for VDDOA1DGNDGND pin for VDDOB3DVddSupply voltage for digital section.B3DVddSupply voltage for digital section.B3DVddSupply voltage for digital section.B3DVddSupply voltage for digital section.B3DVddSupply voltage for the logic circuitry.C3CHTST $\frac{3.3V}{CMOS}$ C4KHS, HA, HA, HZ, GA, G3, F4, E4, E2, J3, L3, J2, L1, KZ, M1, N1, N2, M2, M3, M7, L6, M5, M6, M6, P4, M5, P3, N4, P2, CC3CHTST $\frac{3.3V}{CMOS}$ C4Supply voltage for the logic circuitry. <td>C7</td> <td>AVdd</td> <td></td> <td>Supply voltage for LVDS REC.</td>	C7	AVdd		Supply voltage for LVDS REC.						
B7AGNDGND pin for AVDD.A8AGNDGND pin for AVDD1.B8AGNDGND pin for BGVDD.A5AGNDGND pin for VDDI.B6AVddSupply voltage for input logic circuitry.D7DGNDTie to digital ground.B5 $PWRDN$ $3.3V$ CMOSControls whether the device is active or in 'sleep' modeC4RCLK_R/F $3.3V$ CMOSControls whether the device is active or in 'sleep' modeA2REN $3.3V$ CMOSControls the relation of Rout data to RCLK edge: RCLK_R/F = L setup times are referenced to the failing RCLK edge:A2REN $3.3V$ CMOSControls the relation of Rout data to RCLK edge: RCLK_R/F = L setup times are referenced to the failing RCLK edge:B4REFCLK $3.3V$ CMOSFrequency reference clock input.D5DGNDGND pin for VDDOA1DGNDGND pin for VDDOA1N/CDo not connect.B3DVddSupply voltage for digital section.B3DVddSupply voltage for digital section.B3DVdd $3.3V$ CMOSC3CHTST $3.3V$ CMOSG3CHTST $3.3V$ CMOSG4Supply voltage for digital section.B3DVddSupply voltage for digital section.B3DVddSupply voltage for digital section.G3CHTST $3.3V$ CMOSG4Supply voltage for the logic circuitry.K3, K4, H3, H4, H2, G4, G3, F4, E4, E2, J3, L3, J2, L1, K2 M1 M1, N2, M2, M3	B9	AVdd		Supply voltage for LVDS REC.						
A8 AGND GND pin for AVDD1. B8 AGND GND pin for VDD1. B6 AVdd Supply voltage for input logic circuitry. D7 DGND Tie to digital ground. B5 PWRDN CMOS 1 Controls whether the device is active or in 'sleep' mode C4 RCLK_R/F 3.3V CMOS 1 Controls the relation of Rout data to RCLK edge: RCLK_R/F = L seture times are referenced to the rising RCLK edge. A2 REN CMOS 1 Controls the relation of Rout data to RCLK edge: RCLK_R/F = L seture times are referenced to the rising RCLK edge. A2 REN CMOS 1 Enables the Routn, RCLKn, and SYNCCLK outputs. B4 REFCLK CMOS 1 Frequency reference clock input. D5 DGND GND pin for VDDO A1 DGND GND for digital section. B1 N/C Do not connect. D6 DVdd Supply voltage for digital section. B3 DVdd 3.3V CMOS 0 Allows low speed testing of the Rin inputs under control of the SEL (CMOS 0 G3.4 CHTST CMOS 0 3.3V 0 Indicates the status of the PLLs for the individual deserializers: LOCK indicates locked, LOCK= H indicates unlicked.	A11	AVdd		Supply voltage for Band Gap reference.						
B8 AGND GND pin for BGVDD. A5 AGND GND pin for VDDI. B6 AVdd Supply voltage for input logic circuitry. D7 DGND Tie to digital ground. B5 PWRDN 3.3V CMOS Controls whether the device is active or in 'sleep' mode C4 RCLK_R/F CMOS I Controls whether the device is active or in 'sleep' mode A2 REN CMOS I Controls the relation of Rout data to RCLK edge: RCLK_R/F = L seture hold times are referred to the failing RCLK edge. A2 REN CMOS I Enables the Routn, RCLKn, and SYNCCLK outputs. B4 REFCLK CMOS I Frequency reference clock input. D5 DGND GND pin for VDDO A1 DGND GND for digital section. B1 N/C Do not connect. D6 DVdd Supply voltage for digital section. B3 DVdd Supply voltage for digital section. B3 DVdd Supply voltage for digital section. B3 DVdd Supply voltage for digital section. B4 CCK (0:5) CMOS O Indicates he status of the Rin inputs under control of the SEL (B7	AGND		GND pin for AVDD.						
A5 AGND GND pin for VDDI. B6 AVdd Supply voltage for input logic circuitry. D7 DGND Tie to digital ground. B5 FWRDN 3.3V CMOS Controls whether the device is active or in 'sleep' mode C4 RCLK_R/F 3.3V CMOS Controls the relation of Rout data to RCLK edge: RCLK_R/F = L seture times are referenced to the rising RCLK edge: RCLK_R/F = L seture times are referenced to the falling RCLK edge. A2 REN 3.3V CMOS Enables the Routn, RCLKn, and SYNCCLK outputs. B4 REFCLK 3.3V CMOS Frequency reference clock input. D5 DGND GND pin for VDDO A1 DGND GND for digital section. B3 DVdd Supply voltage for digital section. B3 DVdd Supply voltage for digital section. C3 CHTST CMOS O Indicates locked, LOCK= H indicates unlicked. E6,J5,K5,K10,J10,E9 DVdd Supply voltage for the logic circuitry.	A8	AGND		GND pin for AVDD1.						
B6 AVdd Supply voltage for input logic circuitry. D7 DGND Tie to digital ground. B5 PWRDN 3.3V CMOS Controls whether the device is active or in 'sleep' mode I C4 RCLK_R/F 3.3V CMOS Controls the relation of Rout data to RCLK edge: RCLK_R/F = I setu hold times are referred to the rising RCLK edge. A2 REN 3.3V CMOS Enables the Routn, RCLKn, and SYNCCLK outputs. B4 REFCLK 3.3V CMOS Frequency reference clock input. D5 DGND GND pin for VDDO A1 DGND GND for digital section. B1 N/C Do not connect. D6 DVdd Supply voltage for digital section. B3 DVdd Supply voltage for digital section. B3 DVdd Supply voltage for digital section. C3 CHTST 3.3V CMOS Allows low speed testing of the Rin inputs under control of the SEL (OCK O F3,P1,N3,P12,P13,D13 LOCK (0:5) 3.3V O Indicates the status of the PLLs for the individual deserializers: LOCK indicates locked, LOCK = H indicates unlicked. E6,J5,K5,K10,J10,E9 DVdd Supply voltage for the logic circuitry. K3, K4, H3, H4, H2, G	B8	AGND		GND pin for BGVDD.						
D7 DGND Tie to digital ground. B5 PWRDN 3.3V CMOS Controls whether the device is active or in 'sleep' mode I C4 RCLK_R/F 3.3V CMOS Controls the relation of Rout data to RCLK edge: RCLK_R/F = H setty hold times are referred to the rising RCLK edge. A2 REN 3.3V CMOS Controls the relation of Rout data to RCLK edge. B4 REFCLK 3.3V CMOS Enables the Routn, RCLKn, and SYNCCLK outputs. B4 REFCLK 3.3V CMOS Frequency reference clock input. D5 DGND GND pin for VDDO A1 DGND GND for digital section. B1 N/C Do not connect. D6 DVdd Supply voltage for digital section. B3 DVdd Supply voltage for digital section. G3 CHTST 3.3V CMOS Allows low speed testing of the Rin inputs under control of the SEL (COCK o F3,P1,N3,P12,P13,D13 LOCK (0:5) 3.3V CMOS Indicates the status of the PLLs for the individual deserializers: LOCK indicates locked, LOCK= H indicates unlicked. E6,J5,K5,K10,J10,E9 DVdd Supply voltage for the logic circuitry. K3, K4, H3, H4, H2, G4, G3, F4, E4, E2, J3, L3, J2, L1, K2 M1, N1, N2, M2, M3, N7, L6	A5	AGND		GND pin for VDDI.						
D7 DGND Tie to digital ground. B5 PWRDN 3.3V CMOS Controls whether the device is active or in 'sleep' mode I C4 RCLK_R/F 3.3V CMOS Controls the relation of Rout data to RCLK edge: RCLK_R/F = H setty hold times are referred to the rising RCLK edge. A2 REN 3.3V CMOS Controls the relation of Rout data to RCLK edge. B4 REFCLK 3.3V CMOS Enables the Routn, RCLKn, and SYNCCLK outputs. B4 REFCLK 3.3V CMOS Frequency reference clock input. D5 DGND GND pin for VDDO A1 DGND GND for digital section. B1 N/C Do not connect. D6 DVdd Supply voltage for digital section. B3 DVdd Supply voltage for digital section. G3 CHTST 3.3V CMOS Allows low speed testing of the Rin inputs under control of the SEL (COCK o F3,P1,N3,P12,P13,D13 LOCK (0:5) 3.3V CMOS Indicates the status of the PLLs for the individual deserializers: LOCK indicates locked, LOCK= H indicates unlicked. E6,J5,K5,K10,J10,E9 DVdd Supply voltage for the logic circuitry. K3, K4, H3, H4, H2, G4, G3, F4, E4, E2, J3, L3, J2, L1, K2 M1, N1, N2, M2, M3, N7, L6	B6	AVdd		Supply voltage for input logic circuitry.						
B5 PWRDN CMOS I Controls whether the device is active or in 'sleep' mode C4 RCLK_R/F 3.3V CMOS I Controls the relation of Rout data to RCLK edge; RCLK_R/F = H setu times are referred to the rising RCLK edge; RCLK_R/F = L setu times are referenced to the falling RCLK edge. A2 REN 3.3V CMOS I Enables the Routn, RCLKn, and SYNCCLK outputs. B4 REFCLK 3.3V CMOS I Frequency reference clock input. D5 DGND GND pin for VDDO A1 DGND GND for digital section. B1 N/C Do not connect. D6 DVdd Supply voltage for digital section. B3 DVdd Supply voltage for digital section. G3 CHTST 3.3V CMOS I Allows low speed testing of the Rin inputs under control of the SEL (0 O F3,P1,N3,P12,P13,D13 LOCK (0:5) 3.3V CMOS O Indicates the status of the PLLs for the individual deserializers: LOCK indicates locked, LOCK= H indicates unlicked. E6,J5,K5,K10,J10,E9 DVdd Supply voltage for the logic circuitry. K3, K4, H3, H4, H2, G4, G3, F4, E4, E2, J3, L3, J2, L1, K2 ,M1, N1, N2, M2, M3, M7, L6 ,N6, M6, P4, M5, P3, N4, P2, 3.3V	D7	DGND								
C4 RCLK_R/F CMOS I hold times are referred to the rising RCLK edge; RCLK_R/F = L setup times are referenced to the falling RCLK edge. A2 REN 3.3V CMOS I Enables the Routn, RCLKn, and SYNCCLK outputs. B4 REFCLK 3.3V CMOS I Enables the Routn, RCLKn, and SYNCCLK outputs. D5 DGND GND pin for VDDO A1 DGND GND for digital section. B1 N/C Do not connect. D6 DVdd Supply voltage for digital section. B3 DVdd Supply voltage for digital section. G3 CHTST CMOS O Allows low speed testing of the Rin inputs under control of the SEL (O CMOS O F3,P1,N3,P12,P13,D13 COCK (0:5) 3.3V O Indicates the status of the PLLs for the individual deserializers: LOCK indicates locked, LOCK= H indicates unlicked. E6,J5,K5,K10,J10,E9 DVdd Supply voltage for the logic circuitry. K3, K4, H3, H4, H2, G4, G3, F4, E4, E2, J3, L3, J2, L1, K2 ,M1, N1, N2, M2, M3, M7, L6 ,N5, M6, P4, M5, P3, N4, P2, 3.3V	B5	PWRDN		Controls whether the device is active or in 'sleep' mode						
A2 REN 3.3V CMOS I Enables the Routn, RCLKn, and SYNCCLK outputs. B4 REFCLK 3.3V CMOS I Frequency reference clock input. D5 DGND GND pin for VDDO A1 DGND GND for digital section. B1 N/C Do not connect. D6 DVdd Supply voltage for digital section. B3 DVdd Supply voltage for digital section. C3 CHTST 3.3V O F3,P1,N3,P12,P13,D13 LOCK (0:5) 3.3V CMOS O Indicates the status of the PLLs for the individual deserializers: LOCK indicates locked, LOCK= H indicates unlicked. E6,J5,K5,K10,J10,E9 DVdd Supply voltage for the logic circuitry. K3, K4, H3, H4, H2, G4, G3, F4, E2, J3, L3, J2, L1, K2, M1, N1, N2, M2, M3, M7, L6, N6, P4, M5, P3, N4, P2, M3, M7, L6, N6, P4, M5, P3, N4, P2, M3, M7, L6 3.3V	C4	RCLK_R/F		Controls the relation of Rout data to RCLK edge: $RCLK_R/\overline{F} = H$ setup and hold times are referred to the rising RCLK edge; $RCLK_R/\overline{F} = L$ setup and hold times are referenced to the falling RCLK edge.						
B4 REFCLK CMOS I Frequency reference clock input. D5 DGND GND pin for VDDO A1 DGND GND for digital section. B1 N/C Do not connect. D6 DVdd Supply voltage for digital section. B3 DVdd Supply voltage for digital section. C3 CHTST 3.3V CMOS O Allows low speed testing of the Rin inputs under control of the SEL (COMOS O F3,P1,N3,P12,P13,D13 \overline{LOCK} (0:5) $3.3V$ CMOS O Indicates the status of the PLLs for the individual deserializers: \overline{LOCK} E6,J5,K5,K10,J10,E9 DVdd Supply voltage for the logic circuitry. K3, K4, H3, H4, H2, G4, G3, F4, E4, E2, J3, L3, J2, L1, K2 M1, N1, N2, M2, M3, M7, L6 M1, N1, N2, M2, M3, M7, L6 3.3V Allows	A2	REN								
A1 DGND GND for digital section. B1 N/C Do not connect. D6 DVdd Supply voltage for digital section. B3 DVdd Supply voltage for digital section. C3 CHTST 3.3V CMOS O Allows low speed testing of the Rin inputs under control of the SEL (0 F3,P1,N3,P12,P13,D13 LOCK (0:5) 3.3V CMOS O Indicates the status of the PLLs for the individual deserializers: LOCK indicates locked, LOCK= H indicates unlicked. E6,J5,K5,K10,J10,E9 DVdd Supply voltage for the logic circuitry. K3, K4, H3, H4, H2, G4, G3, F4, E2, J3, L3, J2, L1, K2, M1, N1, N2, M2, M3, M7, L6, N6, P4, M5, P3, N4, P2, 3.3V	B4	REFCLK		Frequency reference clock input.						
B1 N/C Do not connect. D6 DVdd Supply voltage for digital section. B3 DVdd Supply voltage for digital section. C3 CHTST CMOS O F3,P1,N3,P12,P13,D13 $\overline{\text{LOCK}}$ (0:5) $3.3V$ CMOS O E6,J5,K5,K10,J10,E9 DVdd Supply voltage for the logic circuitry. K3, K4, H3, H4, H2, G4, G3, F4, E4, E2, J3, L3, J2, L1, K2, M1, N1, N2, M2, M3, M7, L6, M6, M6, P4, M5, P3, N4, P2, 3.3V	D5	DGND		GND pin for VDDO						
D6 DVdd Supply voltage for digital section. B3 DVdd Supply voltage for digital section. C3 CHTST 3.3V CMOS O Allows low speed testing of the Rin inputs under control of the SEL (0 F3,P1,N3,P12,P13,D13 \overline{LOCK} (0:5) $3.3V$ CMOS O Indicates the status of the PLLs for the individual deserializers: \overline{LOCK} E6,J5,K5,K10,J10,E9 DVdd Supply voltage for the logic circuitry. K3, K4, H3, H4, H2, G4, G3, F4, E4, E2, J3, L3, J2, L1, K2, ,M1, N1, N2, M2, M3, M7, L6, ,N6, M6, P4, M5, P3, N4, P2, 3.3V Allows	A1	DGND								
B3 DVdd Supply voltage for digital section. C3 CHTST 3.3V CMOS O Allows low speed testing of the Rin inputs under control of the SEL (COR O F3,P1,N3,P12,P13,D13 IOCK (0:5) 3.3V CMOS O Indicates the status of the PLLs for the individual deserializers: IOCK indicates locked, IOCK= H indicates unlicked. E6,J5,K5,K10,J10,E9 DVdd Supply voltage for the logic circuitry. K3, K4, H3, H4, H2, G4, G3, F4, E4, E2, J3, L3, J2, L1, K2 ,M1, N1, N2, M2, M3, M7, L6 ,N6, M6, P4, M5, P3, N4, P2, 3.3V Allows low speed testing of the logic circuitry.	B1	N/C		Do not connect.						
B3 DVdd Supply voltage for digital section. C3 CHTST 3.3V CMOS O Allows low speed testing of the Rin inputs under control of the SEL (COR O F3,P1,N3,P12,P13,D13 IOCK (0:5) 3.3V CMOS O Indicates the status of the PLLs for the individual deserializers: IOCK indicates locked, IOCK= H indicates unlicked. E6,J5,K5,K10,J10,E9 DVdd Supply voltage for the logic circuitry. K3, K4, H3, H4, H2, G4, G3, F4, E4, E2, J3, L3, J2, L1, K2 ,M1, N1, N2, M2, M3, M7, L6 ,N6, M6, P4, M5, P3, N4, P2, 3.3V Allows low speed testing of the logic circuitry.	D6	DVdd		Supply voltage for digital section.						
C3 CHTST CMOS O Allows low speed testing of the Rin inputs under control of the SEL (0 F3,P1,N3,P12,P13,D13 IOCK (0:5) 3.3V CMOS O Indicates the status of the PLLs for the individual deserializers: IOCK indicates locked, IOCK= H indicates unlicked. E6,J5,K5,K10,J10,E9 DVdd Supply voltage for the logic circuitry. K3, K4, H3, H4, H2, G4, G3, F4, E4, E2, J3, L3, J2, L1, K2 ,M1, N1, N2, M2, M3, M7, L6 ,N6, M6, P4, M5, P3, N4, P2, 3.3V										
F3,P1,N3,P12,P13,D13 LOCK (0:5) CMOS O Indicates the status of the PLLs for the individual describing status of the PLLs for the Individual describes. LOCK indicates unlikely status of the PLLs for the Individual describes. LOCK indicates unlikely status of the PLLs for the Individual describes. LOCK indicates unlikely status of the PLLs for the Individual describes. LOCK indicates unlikely status of the PLLs for the Individual describes. LOCK indicates unlikely status of the PLLs for the Individual describes. LOCK indicates unlikely status of the PLLs for the Individual describes. LOCK indicates unlikely status of the PLLs for the Individual describes. LOCK indicates unlikely status of the Individual describes. Lock of the Individual describes. Lock of the Individual describes	С3	CHTST	CMOS	Allows low speed testing of the Rin inputs under control of the SEL (0:2) pins.						
K3, K4, H3, H4, H2, G4, G3, F4, E4, E2, J3, L3, J2, L1, K2 ,M1, N1, N2, M2, M3, M7, L6 ,N6, M6, P4, M5, P3, N4, P2,	F3,P1,N3,P12,P13,D13	LOCK (0:5)	CMOS	Indicates the status of the PLLs for the individual deserializers: LOCK= L indicates locked, LOCK= H indicates unlicked.						
K3, K4, H3, H4, H2, G4, G3, F4, E4, E2, J3, L3, J2, L1, K2 ,M1, N1, N2, M2, M3, M7, L6 ,N6, M6, P4, M5, P3, N4, P2,	E6,J5,K5,K10,J10,E9	DVdd		Supply voltage for the logic circuitry.						
	K3, K4, H3, H4, H2, G4, G3, F4, E4, E2, J3, L3, J2, L1, K2 ,M1, N1, N2, M2, M3, M7, L6 ,N6, M6, P4, M5, P3, N4, P2, M4, M8, L8, N9, M9, L9, M10, M11, N11, P11, N12, K13, L12, L14, M14, L13, L11, M12, N13, N14, P14, K12, J12, J11, H12, H11, G11, G12, E12,		CMOS	Outputs for the ten bit deserializers, n = deserializer number, x = bit number						
E5,G5,J6,K8,H9,F8 DGND GND pins for digital section.		DGND		GND pins for digital section.						

www.ti.com

NSTRUMENTS

EXAS

PIN DESCRIPTIONS (continued)

—	Bin No. Bin Nome Type Description								
Pin No.	Pin Name	Туре	Description						
F2,L2,N5,N10,M13,F13	RCLK (0:5)	3.3V CMOS O	Recovered clock for each deserializer's output data.						
D6, F7, E7, G6, H6, K7, K6, J8, J9, G10, H10, F10, E10	DVdd		Supply voltage for output buffers.						
D5, F6, F5, G7, H5, J7, H7, H8, K9, G9, G8, F9, E8	DGND		GND pins for output buffers.						
F1, E1, J1, K1, P6, P5, P9, P10, J14, K14, G14, F14	PVdd		Supply voltages for PLL circuitry.						
G2, G1, H1, J4, N7, P7, P8, N8, J13, H14, H13, G13	PGND		GND pins for PLL circuitry.						
C2,C1,D1,D2,D3,	JTL (1:5)		Reserved pins for JTAG access port.						
L4, L5, L7, L10, K11, D11, B10, D9, E3, D4, E11, F11, D8, D14, C14	N/C		Unused solder ball location. Do not connect.						



SNLS134F - DECEMBER 2000 - REVISED APRIL 2013

REVISION HISTORY

Cł	nanges from Revision E (April 2013) to Revision F P	age
•	Changed layout of National Data Sheet to TI format	. 16



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DS92LV1260TUJB/NOPB	ACTIVE	NFBGA	NZH	196	119	RoHS & Green	SNAGCU	Level-3-260C-168 HR	-40 to 85	DS92LV1260T UJB >B	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

NZH0196A





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated