DSC2110 DSC2210

# MICREL


# Low-Jitter I<sup>2</sup>C/SPI Programmable CMOS Oscillator

## **General Description**

DSC2110 and DSC2210 series The of high-performance programmable, CMOS oscillators utilize a proven silicon MEMS technology to provide excellent jitter and stability while incorporating high output frequency flexibility and drive strength DSC2110 and DSC2210 allow the control. user to modify the frequency and CMOS drive using I<sup>2</sup>C or SPI strength interface, respectively. User can also select from two pre-programmed default output frequencies using the control pin.

DSC2110 and DSC2210 are packaged in 14pin 3.2x2.5 mm QFN packages and available in temperature grades from Ext. Commercial to Automotive.

# **Block Diagram**



Pin #	DSC2110 (I <sup>2</sup> C)	DSC2210 (SPI)
3	NC	SCLK
5	SDA	MOSI
6	SCL	MISO
7	CS_bar	SS

## **Features**

- Low RMS Phase Jitter: <1 ps (typ)
- High Stability: ±10, ±25, ±50 ppm
- Wide Temperature Range
  - Automotive: -55° to 125° C
  - $_{\odot}$  Ext. Industrial: -40° to 105° C
  - $_{\odot}$  Industrial: -40° to 85° C
  - $_{\odot}$  Ext. commercial: -20° to 70° C
- High Supply Noise Rejection: -50 dBc
- I<sup>2</sup>C/SPI Programmable Freq & Drive
- Wide Freq. Range: • CMOS Output: 2.3 to 170 MHz
- Miniature Footprint of 3.2x2.5mm
- Excellent Shock & Vibration Immunity • Qualified to MIL-STD-883
- High Reliability • 20x better MTF than quartz oscillators
- Supply Range of 2.25 to 3.6 V
- Lead Free & RoHS Compliant

## **Applications**

- Consumer Electronics
- Storage Area Networks
   SATA, SAS, Fibre Channel
- Passive Optical Networks • EPON, 10G-EPON, GPON, 10G-PON
- Ethernet

   1G, 10GBASE-T/KR/LR/SR, and FCoE
- HD/SD/SDI Video & Surveillance
- PCI Express



-		
Din	Descri	Intion
	Deser	

Pin No.	Pin Name	Pin Type	Description
1	Enable	Ι	Enables outputs when high and disables when low
2	NC	NA	Leave unconnected or grounded
3	NC	NA	DSC2110: Leave unconnected or grounded
5	SCLK	Ι	DSC2210: Serial clock from master
4	GND	Power	Ground
5	SDA	Ι	DSC2110: I <sup>2</sup> C Serial Data
5	MOSI		DSC2210: SPI Serial Data from Master to Slave
6	SCL	Ι	DSC2110: I <sup>2</sup> C Serial Clock
6 MISO O		0	DSC2210: SPI Serial Data from Slave to Master
7	CS_bar	Ι	DSC2110: I <sup>2</sup> C Chip Select (Active Low)
/	SS	Ι	DSC2210: SPI Slave Select (Active Low)
8	Output1	0	CMOS output 1
9	NC	NA	Leave unconnected or grounded
10	NC	NA	Leave unconnected or grounded
11	NC	NA	Leave unconnected or grounded
12	VDD2	Power	Power Supply
13	VDD	Power	Power Supply
14	FS	Ι	Default output clock frequency bit

#### **Operational Description**

The DSC2110/2210 is a CMOS oscillator consisting of a MEMS resonator and a support PLL IC. The CMOS output is generated through independent 8-bit programmable dividers from the output of the internal PLL.

DSC2110/2210 allows for easy programming of the output frequencies using I<sup>2</sup>C/SPI interface. Upon power-up, the initial output frequency is controlled by an internal preprogrammed memory (OTP). This memory stores all coefficients required by the PLL for two different default frequencies. The control pin (FS) selects the initial frequency. Once the device is powered up, a new output frequency can be programmed. Programming details are provided in the **Programming Guide**. Standard default frequencies are described in the following sections. Discera supports customer defined versions of the DSC2110/2210.

When Enable (pin 1) is floated or connected to VDD, the DSC2110/2210 is in operational

mode. Driving Enable to ground will disable both output drivers (hi-impedance mode).

The DSC2110/2210 has programmable output drive strength, which can be controlled via  $I^2C/SPI$ . Table 1 displays typical rise / fall times for the output with a 15pf load capacitance as a function of these control bits at VDD=3.3V and room temperature.

Table 1. Rise/Fall times for drive strengths

	Output Drive Strength Bits							
	[OXS2, OXS1, OXS0] - Default [ <b>111</b> ]							
	X=1 for output1, and 2 for output2							
	000 001 010 011 100 101 110 <b>111</b>							
tr (ns)	2.1	1.7	1.6	1.4	1.3	1.3	1.2	1.1
tf (ns)	2.5	2.4	2.4	2	1.8	1.6	1.3	1.3



Table 2 lists the standard frequency configurations and the associated ordering information to be used in conjunction with the ordering code. Customer defined combinations are available.

Ordering	Freq	Select Bit [FS] -	Default is [1]	
Info	(MHz)	0	1	
A0001	f <sub>out</sub>	27	24	
A0002	f <sub>оυт</sub>	155.52	106.25	
A0003	f <sub>out</sub>	25	75	
A0004	f <sub>out</sub>	72	74.25	
A0005	f <sub>out</sub>	27	50	
A0006	f <sub>out</sub>	16	13.56	
A0007	f <sub>out</sub>	96	55	
A0008	f <sub>out</sub>	25	50	
A0009	f <sub>out</sub>	55.296	27.648	
A00010	f <sub>out</sub>	27.648	55.296	
AXXXX	f <sub>оит</sub>	Contact factory for additional configurations.		

 Table 2. Pre-programmed pin-selectable output frequency combinations

Frequency select bit are weakly tied high so if left unconnected the default setting will be [1] and the device will output the associated frequency highlighted in **Bold**.


**MICREL** 



#### **Absolute Maximum Ratings**

Item	Min	Max	Unit	Condition
Supply Voltage	-0.3	+4.0	V	
Input Voltage	-0.3	V <sub>DD</sub> +0.3	V	
Junction Temp	-	+150	°C	
Storage Temp	-55	+150	°C	
Soldering Temp	-	+260	°C	40sec max.
ESD	-		V	
HBM		4000		
MM		400		
CDM		1500		

## **Ordering Code**



Note: 1000+ years of data retention on internal memory

#### **Specifications** (Unless specified otherwise: T=25° C, max CMOS drive strength)

Parameter		Condition	Min.	Тур.	Max.	Unit
Supply Voltage <sup>1</sup>	$V_{DD}$		2.25		3.6	V
Supply Current	I <sub>DD</sub>	EN pin low – output is disabled		21	23	mA
Frequency Stability	Δf	Includes frequency variations due to initial tolerance, temp. and power supply voltage			±10 ±25 ±50	ppm
Aging	Δf	1 year @25°C			±5	ppm
Startup Time <sup>2</sup>	t <sub>su</sub>	T=25°C			5	ms
Input Logic Levels Input logic high Input logic low	V <sub>IH</sub> V <sub>IL</sub>		0.75xV <sub>DD</sub> -		- 0.25xV <sub>DD</sub>	v
Output Disable Time <sup>3</sup>	t <sub>DA</sub>				5	ns
Output Enable Time	t <sub>EN</sub>				20	ns
Pull-Up Resistor <sup>4</sup>		Pull-up exists on all digital IO		40		kΩ
		CMOS Output				
Supply Current <sup>4</sup>	$I_{DD}$	EN pin high – output is enabled $C_L=15pF$ , $F_O=125 MHz$		31	35	mA
Output Logic Levels Output logic high Output logic low	V <sub>OH</sub> V <sub>OL</sub>	I=±6mA	0.9xV <sub>DD</sub> -		- 0.1xV <sub>DD</sub>	V
Output Transition time <sup>3</sup> Rise Time Fall Time	t <sub>R</sub> t <sub>F</sub>	20% to 80% C <sub>L</sub> =15pf		1.1 1.3	2 2	ns
Frequency	f <sub>0</sub>	Commercial/Industrial temp range Automotive temp range	2.3		170 100	MHz
Output Duty Cycle	SYM		45		55	%
Period Jitter	J <sub>PER</sub>	F <sub>o</sub> =125 MHz		3		ps <sub>RMS</sub>
Integrated Phase Noise	J <sub>CC</sub>	200kHz to 20MHz @ 125MHz 100kHz to 20MHz @ 125MHz 12kHz to 20MHz @ 125MHz		0.3 0.38 1.7	2	ps <sub>rms</sub>

Notes:

1. Pin 4  $V_{\mbox{\scriptsize DD}}$  should be filtered with 0.01uf capacitor.


 $t_{su}$  is time to 100PPM stable output frequency after  $V_{\text{DD}}$  is applied and outputs are enabled. Output Waveform and Test Circuit figures below define the parameters. Output is enabled if Enable pad is floated or not connected.

2. 3.


4.



#### Nominal Performance Parameters (Unless specified otherwise: T=25° C, V<sub>DD</sub>=3.3 V)




CMOS Phase jitter (integrated phase noise)






#### **Solder Reflow Profile**



MSL 1 @ 260°C refer to JSTD-020C					
Ramp-Up Rate (200°C to Peak Temp)	3°C/Sec Max.				
Preheat Time 150°C to 200°C	60-180 Sec				
Time maintained above 217°C	60-150 Sec				
Peak Temperature	255-260°C				
Time within 5°C of actual Peak	20-40 Sec				
Ramp-Down Rate	6°C/Sec Max.				
Time 25°C to Peak Temperature	8 min Max.				

### **Package Dimensions**





#### **Disclaimer:**

Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel's terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

MICREL, Inc.	•	2180 Fortune Drive,	San Jose, California 95131	•	USA
Phone: +1 (408) 944-0800	•	Fax: +1 (408) 474-1000	<ul> <li>Email: hbwhelp@micrel.com</li> </ul>	•	www.micrel.com