




Low-Jitter I²C/SPI Programmable Dual HCSL-CMOS Oscillator

General Description

The DSC2141 and DS2241 series of programmable, high-performance oscillators with HCSL & CMOS outputs utilize a proven silicon MEMS technology to provide excellent jitter and stability while incorporating high output frequency flexibility. DSC2141 and DSC2241 allow the user to independently modify the frequency of each output using I2C or SPI interface, respectively. User can also select from two pre-programmed default output frequencies using the control pin.

DSC2141 and DSC2241 are packaged in 14-pin 3.2x2.5 mm QFN packages and available in temperature grades from Ext. Commercial to Industrial.

Block Diagram



Pin #	DSC2141 (I ² C)	DSC2241 (SPI)	
3	NC	SCLK	
5	SDA	MOSI	
6	SCL	MISO	
7	CS_bar	SS	

Features

- Low RMS Phase Jitter: <1 ps (typ)
- High Stability: ±50 ppm
- Wide Temperature Range
 - o Industrial: -40° to 85° C
 - o Ext. commercial: -20° to 70° C
- High Supply Noise Rejection: -50 dBc
- Two Independent Outputs
- HCSL and CMOS
- I²C/SPI Programmable Frequencies
- Wide Frequency Range: 10 to 460 MHz
- o HCSL Output: 2.3 to 460 MHz
- o CMOS Output: 2.3 to 170 MHz
- Miniature Footprint of 3.2x2.5mm
- Excellent Shock & Vibration Immunity
 - Qualified to MIL-STD-883
- High Reliability
 - o 20x better MTF than quartz oscillators
- Supply Range of 2.25 to 3.6 V
- Lead Free & RoHS Compliant

Applications

- Storage Area Networks
 - o SATA, SAS, Fibre Channel
- Passive Optical Networks
 - o EPON, 10G-EPON, GPON, 10G-PON
- Ethernet
 - o 1G, 10GBASE-T/KR/LR/SR, and FCoE
- HD/SD/SDI Video & Surveillance
- PCI Express

DSC2241



Pin Description

Pin No.	Pin Name	Pin Type	Description	
1	Enable	I	Enables outputs when high and disables when low	
2	NC	NA	Leave unconnected or grounded	
3	NC	NA	DSC2141: Leave unconnected or grounded	
3	SCLK	I	DSC2241: Serial clock from master	
4	GND	Power	Ground	
5	SDA	I	DSC2141: I ² C Serial Data	
3	MOSI		DSC2241: SPI Serial Data from Master to Slave	
6 SCL I DSC2141: I ² C Serial Clock		DSC2141: I ² C Serial Clock		
0	MISO	0	DSC2241: SPI Serial Data from Slave to Master	
7	CS_bar	I	DSC2141: I ² C Chip Select (Active Low)	
7 SS I DSC2241: SPI Slave Select (Active Low)		DSC2241: SPI Slave Select (Active Low)		
8	Output1+	0	Positive HCSL Output 1	
9	Output1-	0	Negative HCSL Output 1	
10	NC	NA	Leave unconnected or grounded	
11	Output 2	0	CMOS Output	
12	VDD2	Power	Power Supply for CMOS Output	
13	VDD	Power	Power Supply	
14	FS	I	Default output clock frequency bit	

Operational Description

The DSC2141/2241 is a dual output HCSL -CMOS oscillator consisting of a MEMS resonator and a support PLL IC. The outputs are generated through independent 8-bit programmable dividers from the output of the internal PLL.

DSC2141/2241 allows for easy programming of the output frequencies using I²C/SPI interface. Upon power-up, the initial output frequencies are controlled by an internal preprogrammed memory (OTP). This memory stores all coefficients required by the PLL for

two different default frequency pairs. The control pin (FS) selects the initial pair. Once the device is powered up, a new output frequency pair can be programmed. Programming details are provided in the Programming Guide. Standard default frequency pairs are described in the following sections.

When Enable (pin 1) is floated or connected to VDD, the DSC2141/2241 is in operational mode. Driving Enable to ground will tri-state both output drivers (hi-impedance mode).



Output Clock Frequencies

Table 1 lists the standard default frequency configurations and the associated ordering information to be used in conjunction with the ordering code. Customer defined combinations are available.

Table 1. Pre-programmed pin-selectable output frequency pairs

Ordering	Freq	Select Bit [FS] -	Default is [1]
Info	(MHz)	0	1
K0001	f_{OUT1}	50	156.25
KUUUI	f _{OUT2}	25	25
KXXXX	f_{OUT1}	Contact factory for additional	
$\wedge \wedge \wedge \wedge \wedge$	f_{OUT2}	configurations.	


Frequency select bit are weakly tied high so if left unconnected the default setting will be [1] and the device will output the associated frequency highlighted in **Bold**.

Absolute Maximum Ratings

Item	Min	Max	Unit	Condition
Supply Voltage	-0.3	+4.0	V	
Input Voltage	-0.3	$V_{DD} + 0.3$	V	
Junction Temp	-	+150	°C	
Storage Temp	-55	+150	°C	
Soldering Temp	-	+260	°C	40sec max.
ESD	-		V	
HBM		4000		
MM		400		
CDM		1500		

Note: 1000+ years of data retention on internal memory

Ordering Code





Specifications (Unless specified otherwise: T=25° C)

Parameter	Parameter Condition		Min.	Тур.	Max.	Unit
Supply Voltage ¹	V_{DD}	Commond	2.25	- /	3,6	V
Supply Current	I _{DD}	EN pin low – outputs are disabled		21	23	mA
Supply Current ²	I _{DD}	EN pin high – outputs are enabled HCSL: R_L =50 Ω , F_{O1} =125 MHz CMOS: CL=15pf, F_{O1} =75 MHz		49		mA
Frequency Stability	Δf	Includes frequency variations due to initial tolerance, temp. and power supply voltage			±50	ppm
Aging	Δf	1 year @25°C			±5	ppm
Startup Time ³	t _{su}	T=25°C			5	ms
Input Logic Levels Input logic high Input logic low	V _{IH} V _{IL}		0.75xV _{DD} -		- 0.25xV _{DD}	V
Output Disable Time ⁴	t _{DA}				5	ns
Output Enable Time	t _{EN}				20	ns
Pull-Up Resistor ²		Pull-up exists on all digital IO		40		kΩ
		HCSL Output				
Output Logic Levels Output logic high Output logic low	V _{OH} V _{OL}	$R_L=50\Omega$	0.725		- 0.1	V
Pk to Pk Output Swing	- 00	Single-Ended		750	0.2	mV
Output Transition time ⁴ Rise Time Fall Time	t _R	20% to 80% $R_L=50\Omega$, $C_L=2pF$	200		400	ps
Frequency	f ₀	Single Frequency	2.3		460	MHz
Output Duty Cycle	SYM	Differential	48		52	%
Period Jitter ⁵	J_{PER}	F ₀₁ =F ₀₂ =156.25 MHz		2.8		ps _{RMS}
Integrated Phase Noise	J _{PH}	200kHz to 20MHz @156.25MHz 100kHz to 20MHz @156.25MHz 12kHz to 20MHz @156.25MHz		0.25 0.37 1.7	2	ps _{RMS}
		CMOS Output				
Output Logic Levels Output logic high Output logic low	V _{OH} V _{OL}	I=±6mA	0.9xV _{DD}		- 0.1xV _{DD}	V
Output Transition time ⁴ Rise Time Fall Time	t _R t _F	20% to 80% C _L =15pf		1.1 1.3	2 2	ns
Frequency	f ₀	Commercial/Industrial temp range	2.3		170	MHz
Output Duty Cycle	SYM		45		55	%
Period Jitter ⁵	J _{PER}	F ₀₂ =125 MHz		3		ps _{RMS}
Integrated Phase Noise	J _{cc}	200kHz to 20MHz @ 125MHz 100kHz to 20MHz @ 125MHz 12kHz to 20MHz @ 125MHz		0.3 0.38 1.7	2	ps _{RMS}


Notes:

- Pin 4 V_{DD} should be filtered with 0.01uf capacitor. Output is enabled if Enable pad is floated or not connected. t_{su} is time to 100PPM stable output frequency after V_{DD} is applied and outputs are enabled. Output Waveform and Test Circuit figures below define the parameters. Period Jitter includes crosstalk from adjacent output.
- 1. 2. 3. 4. 5.


DSC2141 DSC2241 Page 4 MK-Q-B-P-D-12050111



Nominal Performance Parameters (Unless specified otherwise: T=25° C, V_{DD}=3.3 V)




HCSL Phase jitter (integrated phase noise)




CMOS Phase jitter (integrated phase noise)

Output Waveform: HCSL




Output Waveform: CMOS



DSC2141 DSC2241 Page 5 MK-Q-B-P-D-12050111




Solder Reflow Profile



MSL 1 @ 260°C refer to JSTD-020C				
Ramp-Up Rate (200°C to Peak Temp)	3°C/Sec Max.			
Preheat Time 150°C to 200°C	60-180 Sec			
Time maintained above 217°C	60-150 Sec			
Peak Temperature	255-260°C			
Time within 5°C of actual Peak	20-40 Sec			
Ramp-Down Rate	6°C/Sec Max.			
Time 25°C to Peak Temperature	8 min Max.			

Package Dimensions

3.2 x 2.5 mm 14 Lead Plastic Package



Disclaimer:

Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel's terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

2180 Fortune Drive, MICREL, Inc. San Jose, California 95131 Phone: +1 (408) 944-0800 Fax: +1 (408) 474-1000

IISA Email: hbwhelp@micrel.com www.micrel.com

DSC2141 DSC2241 MK-Q-B-P-D-12050111 Page 6